The Software Library used in Teaching of Multiple-Valued Logic and Logic Function

被引:0
|
作者
Rusnak, Patrik [1 ]
Rabcan, Jan [1 ]
机构
[1] Univ Zilina, Zilina, Slovakia
来源
2017 15TH IEEE INTERNATIONAL CONFERENCE ON EMERGING ELEARNING TECHNOLOGIES AND APPLICATIONS (ICETA 2017) | 2017年
关键词
software library; multiple-valued logic; logic function; direct partial logic derivative;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Multiple-valued logic (MVL) is used in various fields of knowledge such as logic, philosophy, logic circuits design, reliability engineering or artificial intelligence. MVL is generalization of well-known binary logic and unlike binary logic MVL allows operating with a larger number of truth degrees and provides numerous tools for problem formalizing and solving. In order to describe relationships between inputs and the result of certain phenomena in the MVL a mapping of n multi-valued inputs into m-valued output called MVL-function is needed. The MVL-function can be used for example in electrical engineering, computer engineering, logic or reliability engineering. MVL-function is a fundamental element of MVL. Therefore a software library for working with MVL and MVL-functions is needed for implementation of numerous applied problems. The software implementation of demanding process such as symbolic calculations with MVL-functions is hard. New software library for working with MVL and logic functions is introduced in this paper. This software library is programmed in C++ for fast and efficient performance. It can be used for helping student with symbolic calculations of MVL-function or as a support library for complex programs, which need to work with logic function.
引用
收藏
页码:397 / 403
页数:7
相关论文
共 50 条
  • [21] Protected coding in optical line based on multiple-valued logic
    Antipov, A. L.
    Bykovsky, A. Yu.
    Vasiliev, N. A.
    Egorov, A. A.
    INTERNATIONAL WORKSHOP ON QUANTUM OPTICS 2007, 2008, 7024
  • [22] A Multiple-Valued Logic Synthesis Tool for Optical Computing Elements
    Smith, Kaitlin N.
    Thornton, Mitchell A.
    2015 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (DCAS), 2015,
  • [23] Design of a Conditional Sum Adder Based on Multiple-Valued Logic
    Wu Haixia
    Zhong Shunan
    Qu Xiaonan
    Xia Qianbin
    Cheng Yueyang
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 810 - 813
  • [24] AN EFFECTIVE IMMUNE ALGORITHM FOR MULTIPLE-VALUED LOGIC MINIMIZATION PROBLEMS
    Gao, Shangce
    Tang, Zheng
    Vairappan, Catherine
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (11A): : 3961 - 3969
  • [25] Voltage-mode multiple-valued logic adder circuits
    Thoidis, IM
    Soudris, D
    Thanailakis, A
    IEICE TRANSACTIONS ON ELECTRONICS, 2004, E87C (06): : 1054 - 1061
  • [26] Mathematical foundation on static hazards in multiple-valued logic circuits
    Takagi, N
    Nakashima, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (06): : 1525 - 1534
  • [27] A multiple-valued logic approach to the design and verification of hardware circuits
    Rosenmann, Amnon
    JOURNAL OF APPLIED LOGIC, 2016, 15 : 69 - 93
  • [28] A learning multiple-valued logic network: Algebra, algorithm, and applications
    Tang, Z
    Cao, QP
    Ishizuka, O
    IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (02) : 247 - 251
  • [29] Bi-decomposition of function sets in multiple-valued logic for circuit design and data mining
    Lang, C
    Steinbach, B
    ARTIFICIAL INTELLIGENCE REVIEW, 2003, 20 (3-4) : 233 - 267
  • [30] A logical model for representing ambiguous states in multiple-valued logic systems
    Takagi, N
    Nakashima, K
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1999, E82D (10): : 1344 - 1351