A DLL-BASED FRACTIONAL-N FREQUENCY SYNTHESIZER WITH A PROGRAMMABLE INJECTION CLOCK

被引:0
|
作者
Guo, Haizheng [1 ]
Kwasniewski, Tad [1 ]
机构
[1] Carleton Univ, Ottawa, ON K1S 5B6, Canada
来源
2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE) | 2012年
关键词
delay-locked loop; digital-to-phase converter; fractioanal-N frequency synthesizer; DELAY-LOCKED LOOP;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
A delay-locked loop (DLL) based fractional-N frequency synthesizer with a programmable injection clock is presented. The proposed DLL architecture overcomes the integer-N limitation of the conventional DLL-based frequency multiplier, and can achieve small frequency step while maintaining low jitter accumulation. The frequency multiplication part is achieved by using either edge-combing DLL or MDLL structure, while the programmable injection clock is obtained by employing a DLL-based digital-to-phase converter. Based on the proposed architecture, a frequency synthesizer with 50MHz-1.3GHz output frequency tuning range has been design in 0.18 mu m CMOS technology. And a multiplication ratio of MN / (N+k) can be obtained, in which M, N and K are programmable. The DLL achieves around -42dB reference spur level.
引用
收藏
页数:4
相关论文
共 14 条
  • [1] A NOVEL DLL-BASED CONFIGURABLE FREQUENCY SYNTHESIZER
    Wang, Min
    Wen, Zhiping
    Chen, Lei
    Zhang, Yanlong
    2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 303 - 306
  • [2] An Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling
    Ok, Sunghwa
    Chung, Kyunghoon
    Koo, Jabeom
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (07) : 1130 - 1134
  • [3] Low Phase Noise 77-GHz Fractional-N PLL with DLL-based Reference Frequency Multiplier for FMCW Radars
    Ng, Herman Jalli
    Stuhlberger, Rainer
    Maurer, Linus
    Sailer, Thomas
    Stelzer, Andreas
    2011 6TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE, 2011, : 196 - 199
  • [4] A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop
    Levantino, Salvatore
    Marucci, Giovanni
    Marzin, Giovanni
    Fenaroli, Andrea
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (11) : 2678 - 2691
  • [5] A DLL-based frequency synthesizer with selective reuse of a delay cell scheme for 2.4 GHz ISM band
    Kang, S
    Kim, B
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (01) : 149 - 153
  • [6] A Novel Low Power Architecture for DLL-Based Frequency Synthesizers
    Mohammad Gholami
    Circuits, Systems, and Signal Processing, 2013, 32 : 781 - 801
  • [7] All digital fast lock DLL-based frequency multiplier
    Rahimpour, Hamid
    Gholami, Mohammad
    Miar-Naimi, Hossein
    Ardeshir, Gholamreza
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (03) : 819 - 826
  • [9] All digital fast lock DLL-based frequency multiplier
    Hamid Rahimpour
    Mohammad Gholami
    Hossein Miar-Naimi
    Gholamreza Ardeshir
    Analog Integrated Circuits and Signal Processing, 2014, 78 : 819 - 826
  • [10] Modeling of DLL-Based Frequency Multiplier in Time and Frequency Domain with Matlab Simulink
    Gholami, Mohammad
    Sharifkhani, Mohammad
    Saeedi, Saeed
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 1051 - 1054