Silicon photonic on-chip optical interconnection networks

被引：3

作者：

Bergman, Keren ^{[1
]}

机构：

[1] Columbia Univ, Dept Elect Engn, New York, NY 10027 USA

来源：

2007 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2 | 2007年

关键词：

D O I：

10.1109/LEOS.2007.4382483

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The recent emergence of multicore processor architectures is challenging the on-chip and inter-node communications infrastructure. We present the design of a silicon photonic network-on-chip that can deliver a high-bandwidth, low-latency, and power efficient scalable solution for future chip multiprocessors.

引用

页码：470 / 471

页数：2

共 12 条

[1]

Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594

[2]

DONG P, 2007, CLEO 2007

[3] CMOS photonics for high-speed interconnects [J].

Gunn, C .

IEEE MICRO, 2006, 26 (02) :58-66

[4] Replacing global wires with an on-chip network: A power analysis [J].

Heo, SM ;

Asanovic, K .

ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, :369-374

[5] The future of wires [J].

Ho, R ;

Mai, KW ;

Horowitz, MA .

PROCEEDINGS OF THE IEEE, 2001, 89 (04) :490-504

[6] Cell multiprocessor communication network: Built for speed [J].

Kistler, Michael ;

Perrone, Michael ;

Petrini, Fabrizio .

IEEE MICRO, 2006, 26 (03) :10-23

[7]

SCHOW C, 2007, P OFC MAR

[8]

SHACHAM A, 2007, 1 IEEE INT S NETW ON

[9]

SHACHAM A, 2007, CASE LOW POWER PHOTO

[10] The past, present, and future of silicon photonics [J].

Soref, Richard .

IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2006, 12 (06) :1678-1687

← 1 2 →