A Wrapper of PCI Express with FIFO Interfaces based on FPGA

被引：0

作者：

Li, Hu ^{[1
]}

Liu, Yuan'an ^{[1
]}

Yuan, Dongming ^{[1
]}

Hu, Hefei ^{[1
]}

机构：

[1] Beijing Univ Posts & Telecommun, Wireless & EMC Lab, Beijing 100088, Peoples R China

来源：

2012 INTERNATIONAL CONFERENCE ON INDUSTRIAL CONTROL AND ELECTRONICS ENGINEERING (ICICEE) | 2012年

关键词：

PCI Express; FPGA; FIFO based interface;

D O I：

10.1109/ICICEE.2012.145

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a PCI Express (PCIE) Wrapper core named PWrapper with FIFO interfaces. Compared with other PCIE solutions, PWrapper has several advantages such as flexibility, isolation of clock domain, etc. PWrapper is implemented and verified on Vertex-5-FX70T which is a development board provided by Xilinx Inc. Architecture of PWrapper and design of two key modules are illustrated, which timing optimization methods have been adopted. Then we explained the advantages and challenges of on-chip interfaces technology based on FIFOs. The verification results show that PWrapper can achieve the speed of 1.8Gbps (Giga bits per second).

引用

页码：525 / 529

页数：5