lEvaluation of the pole expressions of nano-scale multistage amplifiers based on equivalent output impedance

被引:10
作者
Aminzadeh, Hamed [1 ]
机构
[1] Payame Noor Univ, Dept Elect Engn, Tehran 193953697, Iran
关键词
Amplifier; Cascode compensation; Compensation capacitance; Cross-feedforward cascode compensation; Frequency compensation; Miller compensation; Nested-Miller compensation; Operational amplifier (opamp); Poles and zeros; Single-Miller capacitor frequency; compensation; Stability; Transfer function; FREQUENCY-COMPENSATION TECHNIQUE; NESTED-MILLER COMPENSATION; LARGE CAPACITIVE LOAD; OPERATIONAL-AMPLIFIERS; CASCODE COMPENSATION; 3-STAGE AMPLIFIERS; DESIGN METHODOLOGY; SETTLING TIME;
D O I
10.1016/j.aeue.2016.12.014
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Several frequency compensation schemes have been proposed to stabilize multistage amplifiers with negative feedback. The performance of these amplifiers can be analyzed by inspecting their inputoutput transfer function as representation of their frequency response. With many circuit elements affecting the output response, it is relatively difficult to obtain the real transfer function of multistage amplifiers based on only the original small-signal expressions. Instead, certain techniques such as Miller's theorem are used to approximate important parameters such as DC gain and dominant pole. These methods are not generally helpful for approximating the nondominant poles which have a critical role on the loop stability of nano-scale amplifiers. With this issue in mind, this work proposes a systematic methodology to achieve the pole expressions of multistage amplifiers with frequency compensation. The key in the proposed technique is to model the equivalent impedance of the compensation loop at the output. The effectiveness of the proposed approach has been verified through comparison between the transfer functions obtained from theory and those transfer functions found in the literature. (C) 2016 Elsevier GmbH. All rights reserved.
引用
收藏
页码:243 / 251
页数:9
相关论文
共 30 条
[1]   AN IMPROVED FREQUENCY COMPENSATION TECHNIQUE FOR CMOS OPERATIONAL-AMPLIFIERS [J].
AHUJA, BK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :629-633
[2]   Design methodology of Miller frequency compensation with current buffer/amplifier [J].
Aloisi, W. ;
Palumbo, G. ;
Pennisi, S. .
IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (02) :227-233
[3]   On the power efficiency of cascode compensation over Miller compensation in two-stage operational amplifiers [J].
Aminzadeh, Hamed ;
Lotfi, Reza .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (01) :1-13
[4]   Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters [J].
Aminzadeh, Hamed ;
Danaie, Mohammad ;
Lotfi, Reza .
INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) :183-192
[5]   Hybrid cascode compensation with current amplifiers for nano-scale three-stage amplifiers driving heavy capacitive loads [J].
Aminzadeh, Hamed ;
Dashti, Ali .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 83 (03) :331-341
[6]   Miller Compensation: Optimal Design for Operational Amplifiers with a Required Settling Time [J].
Aminzadeh, Hamed ;
Banihashemi, Marzieh .
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (09) :2675-2694
[7]   Hybrid cascocle feedforward compensation for nand-scale low-power ultra-area-efficient three-stage amplifiers [J].
Aminzadeh, Hamed ;
Danaie, Mohammad ;
Serdijn, Wouter A. .
MICROELECTRONICS JOURNAL, 2013, 44 (12) :1201-1207
[8]   Three-stage nested-Miller-compensated operational amplifiers: Analysis, design, and optimization based on settling time [J].
Aminzadeh, Hamed .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2011, 39 (06) :573-587
[9]   Cross Feedforward Cascode Compensation for Low-Power Three-Stage Amplifier With Large Capacitive Load [J].
Chong, Sau Siong ;
Chan, Pak Kwong .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (09) :2227-2234
[10]   Circuit simplification for the symbolic analysis of analog integrated circuits [J].
Daems, W ;
Gielen, G ;
Sansen, W .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) :395-407