Impact of Radial Defect Clustering on 3D Stacked IC Yield from Wafer to Wafer Stacking

被引:0
作者
Singh, Eshan [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
来源
PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012 | 2012年
关键词
INTEGRATED-CIRCUITS; DEGRADATION; MODEL; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present and evaluate a simulation methodology to model the impact of the radial clustering of defects on wafers on the yield of 3D ICs manufactured using wafer to wafer stacking. Our simulations draw on an extensively validated model for radial yield degradation on wafers from the literature to incorporate the effect of this key contributor to the widely observed clustering of defects on semiconductor wafers. Current 3D-SIC yield estimation methods ignore defect clustering and assume a uniform distribution of defective dies on each wafer. Our results show that the radial clustering of defective dies causes stacked die yields to be significantly higher than that projected by current models. For 4-5 layer stacks the difference can be 50% or more. Our simulation studies are further validated by comparison with actual silicon data, which suggests that even the more accurate yield estimates from our improved methodology may be somewhat pessimistic. Thus the results presented here show that in practice degradation in stacked die yield from compounding may not be as severe as commonly estimated. This has significant implications in evaluating cost trade-offs associated with 3D-SIC manufacturing.
引用
收藏
页数:7
相关论文
共 25 条
[1]   3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration [J].
Banerjee, K ;
Souri, SJ ;
Kapur, P ;
Saraswat, KC .
PROCEEDINGS OF THE IEEE, 2001, 89 (05) :602-633
[2]  
Beyne Eric, 2007, 2007 International Conference on Integrated Circuit Design and Technology, P1, DOI 10.1109/ICICDT.2007.4299568
[3]   A wafer-scale 3-D circuit integration technology [J].
Burns, James A. ;
Aull, Brian F. ;
Chen, Chenson K. ;
Chen, Chang-Lee ;
Keast, Craig L. ;
Knecht, Jeffrey M. ;
Suntharalingam, Vyshnavi ;
Warner, Keith ;
Wyatt, Peter W. ;
Yost, Donna-Ruth W. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (10) :2507-2516
[4]   Strategies for improving the parametric yield and profits of 3D ICs [J].
Ferri, Cesare ;
Reda, Sherief ;
Bahar, R. Iris .
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, :220-226
[5]   Model-free estimation of defect clustering in integrated circuit fabrication [J].
Friedman, DJ ;
Hansen, MH ;
Nair, VN ;
James, DA .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1997, 10 (03) :344-359
[6]   DEFECT ANALYSIS AND YIELD DEGRADATION OF INTEGRATED-CIRCUITS [J].
GUPTA, A ;
PORTER, WA ;
LATHROP, JW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (03) :96-103
[7]   Yield Improvement and Test Cost Optimization for 3D Stacked ICs [J].
Hamdioui, Said ;
Taouil, Mottaqiallah .
2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, :480-485
[8]   Processor design in 3D die-stacking technologies [J].
Loh, Gabriel H. ;
Xie, Yuan ;
Black, Bryan .
IEEE MICRO, 2007, 27 (03) :31-48
[9]   Getting More From the Semiconductor Test: Data Mining With Defect-Cluster Extraction [J].
Ooi, Melanie Po-Leen ;
Sim, Eric Kwang Joo ;
Kuang, Ye Chow ;
Serge Demidenko ;
Kleeman, Lindsay ;
Chan, Chris Wei Keong .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2011, 60 (10) :3300-3317
[10]  
Park I., 2007, 071 CRC STANF U