Program/erase injection current characteristics of a low-voltage low-power NROM using high-K materials as the tunnel dielectric

被引:7
作者
Cai, YM [1 ]
Huang, R [1 ]
Shan, XN [1 ]
Li, Y [1 ]
Zhou, FL [1 ]
Wang, YY [1 ]
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
关键词
D O I
10.1088/0268-1242/21/4/016
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The program and erase injection current characteristics of a NROM with SiO2 HfO2, LaAlO3 and Al2O3 as the tunnel dielectric, respectively, are studied in this paper. Due to the lower electron and hole energy barriers introduced by LaAlO3, both the program and erase injection current densities of the NROM using LaAlO3 as the tunnel dielectric are increased dramatically. The injection efficiency is also improved significantly, which indicates that the introduction of LaAlO3 call lower the operation voltage of NROM cells. We show that the bit line voltage can be reduced to 3 V for both program and erase operations of NROM cells with LaAlO3 of 5 nm and 8 nm equivalent oxide thickness (EOT). This can greatly reduce the additional circuits to generate high voltages in a nonvolatile memory chip, meanwhile maintaining sufficient program/erase (P/E) performance and reliability. Our study also shows that the drain disturb is alleviated during programming and erasing the NROM cell with the LaAlO3 tunnel dielectric due to the lower operating voltages (VBL = 3V). Hence a low-voltage low-power NROM flash memory device operation can be achieved by using LaAlO3 as the tunnel dielectric, due to the enhancement of the P/E injection current.
引用
收藏
页码:507 / 512
页数:6
相关论文
共 22 条
[1]   Modeling for the 2nd-bit effect of a nitride-based trapping storage flash EEPROM cell under two-bit operation [J].
Chang, YW ;
Lu, TC ;
Pan, S ;
Lu, CY .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) :95-97
[2]  
CHO ES, 2005 VLSI TECHN S TE, P208
[3]   NROM: A novel localized trapping, 2-bit nonvolatile memory cell [J].
Eitan, B ;
Pavan, P ;
Bloom, I ;
Aloni, E ;
Frommer, A ;
Finzi, D .
IEEE ELECTRON DEVICE LETTERS, 2000, 21 (11) :543-545
[4]   VARIOT: A novel multilayer tunnel barrier concept, for low-voltage nonvolatile memory devices [J].
Govoreanu, B ;
Blomme, P ;
Rosmeulen, M ;
Van Houdt, J ;
De Meyer, K .
IEEE ELECTRON DEVICE LETTERS, 2003, 24 (02) :99-101
[5]   A new low voltage fast SONOS memory with high-k dielectric [J].
Gritsenko, VA ;
Nasyrov, KA ;
Novikov, YN ;
Aseev, AL ;
Yoon, SY ;
Lee, JW ;
Lee, EH ;
Kim, CW .
SOLID-STATE ELECTRONICS, 2003, 47 (10) :1651-1656
[6]  
LEE CH, 2003, IEDM TECH DIG, P2651
[7]  
LEE JJ, 2003, VLSI S, P33
[8]   Investigation of high-quality ultra-thin LaAlO3, films as high-k gate dielectrics [J].
Lu, XB ;
Liu, ZG ;
Zhang, X ;
Huang, R ;
Zhou, HW ;
Wang, XP ;
Nguyen, BY .
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2003, 36 (23) :3047-3050
[9]  
MASSIMO V, 2001, J APPL PHYS, V90, P4587
[10]   Explanation of P/E cycling impact on drain disturb in flash EEPROMs under CHE and CHISEL programming operation [J].
Nair, DR ;
Mahapatra, S ;
Shukuri, S ;
Bude, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (04) :534-540