A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL DIAGNOSIS

被引:12
作者
Chowdhury, Shubhajit Roy [1 ,2 ]
Saha, Hiranmay [1 ]
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, IC Design & Fabricat Ctr, Kolkata 700032, India
[2] Jadavpur Univ, Dept Elect & Telecommun, IC Design & Fabricat Ctr, Kolkata 700032, India
关键词
D O I
10.1109/MM.2008.63
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
AN AUTO-DECISION-MAKING SYSTEM FOR MEDICAL DIAGNOSIS COULD HELP MAKE UP FOR THE LACK OF PHYSICIANS IN RURAL AREAS OF MANY THIRD-WORLD COUNTRIES. THIS HIGH-PERFORMANCE, LOW-POWER, PIPELINED PARALLEL FUZZY PROCESSOR BASED ON A DEDICATED SINGLE-CHIP ARCHITECTURE PERFORMS HIGH-SPEED FUZZY INFERENCES WITH PROCESSING SPEED UP TO 5.0 MFLIPS AT A CLOCK FREQUENCY OF 40 MHz USING 256 RULES HAVING ONE CONSEQUENT EACH, 16 INPUT VARIABLES, AND 16-BIT RESOLUTION. THE PROCESSOR OPERATES IN REAL TIME PRODUCING RESULTS WITHIN AN INTERVAL OF 1.92 mu S. THE PROCESSOR IMPLEMENTED ON BOARD CONSUMES AS LOW AS 70 MILLIWATT POWER. THE PROCESSOR PERFORMS MEDICAL DIAGNOSIS WITH 97.5 PERCENT ACCURACY.
引用
收藏
页码:38 / 52
页数:15
相关论文
共 50 条
[41]   High-performance computing for SKA transient search: Use of FPGA-based accelerators [J].
Aafreen, R. ;
Abhishek, R. ;
Ajithkumar, B. ;
Vaidyanathan, Arunkumar M. ;
Barve, Indrajit V. ;
Bhattramakki, Sahana ;
Bhat, Shashank ;
Girish, B. S. ;
Ghalame, Atul ;
Gupta, Y. ;
Hayatnagarkar, Harshal G. ;
Kamini, P. A. ;
Karastergiou, A. ;
Levin, L. ;
Madhavi, S. ;
Mekhala, M. ;
Mickaliger, M. ;
Mugundhan, V. ;
Naidu, Arun ;
Oppermann, J. ;
Pandian, B. Arul ;
Patra, N. ;
Raghunathan, A. ;
Roy, Jayanta ;
Sethi, Shiv ;
Shaw, B. ;
Sherwin, K. ;
Sinnen, O. ;
Sinha, S. K. ;
Srivani, K. S. ;
Stappers, B. ;
Subrahmanya, C. R. ;
Prabu, Thiagaraj ;
Vinutha, C. ;
Wadadekar, Y. G. ;
Wang, Haomiao ;
Williams, C. .
JOURNAL OF ASTROPHYSICS AND ASTRONOMY, 2023, 44 (01)
[42]   A high-performance FPGA-based BWA-MEM DNA sequence alignment [J].
Pham-Quoc, Cuong ;
Kieu-Do, Binh ;
Thinh, Tran Ngoc .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2021, 33 (02)
[43]   A High-Performance Architecture of an XML Processor For SIP-based Presence [J].
El-Hassan, Fadi ;
Peterkin, Raymond ;
Abou-Gabal, Mohamed ;
Ionescu, Dan .
PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, :90-95
[44]   HashCache: High-Performance State Tracking for Resilient FPGA-based Packet Processing [J].
Offel, Michael ;
Ley, Andreas ;
Hager, Sven .
2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, :364-364
[45]   High-performance computing for SKA transient search: Use of FPGA-based accelerators [J].
R. Aafreen ;
R. Abhishek ;
B. Ajithkumar ;
Arunkumar M. Vaidyanathan ;
Indrajit V. Barve ;
Sahana Bhattramakki ;
Shashank Bhat ;
B. S. Girish ;
Atul Ghalame ;
Y. Gupta ;
Harshal G. Hayatnagarkar ;
P. A. Kamini ;
A. Karastergiou ;
L. Levin ;
S. Madhavi ;
M. Mekhala ;
M. Mickaliger ;
V. Mugundhan ;
Arun Naidu ;
J. Oppermann ;
B. Arul Pandian ;
N. Patra ;
A. Raghunathan ;
Jayanta Roy ;
Shiv Sethi ;
B. Shaw ;
K. Sherwin ;
O. Sinnen ;
S. K. Sinha ;
K. S. Srivani ;
B. Stappers ;
C. R. Subrahmanya ;
Thiagaraj Prabu ;
C. Vinutha ;
Y. G. Wadadekar ;
Haomiao Wang ;
C. Williams .
Journal of Astrophysics and Astronomy, 44
[46]   HIGH-PERFORMANCE FPGA-BASED FLOATING-POINT ADDER WITH THREE INPUTS [J].
Guntoro, Andre ;
Glesner, Manfred .
2008 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE AND LOGIC APPLICATIONS, VOLS 1 AND 2, 2008, :626-629
[47]   A High-Performance and Accurate FPGA-Based Flow Monitor for 100 Gbps Networks [J].
Sha, Meng ;
Guo, Zhichuan ;
Wang, Ke ;
Zeng, Xuewen .
ELECTRONICS, 2022, 11 (13)
[48]   A High-Performance FPGA-based LDPC Decoder for Solid-State Drives [J].
Liu, Yanhuan ;
Zhang, Chun ;
Song, Pengcheng ;
Jiang, Hanjun .
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, :1232-1235
[49]   Achieving high performance with FPGA-based computing [J].
Herbordt, Martin C. ;
VanCourt, Tom ;
Gu, Yongfeng ;
Sukhwani, Bharat ;
Conti, Al ;
Model, Josh ;
DiSabello, Doug .
COMPUTER, 2007, 40 (03) :50-+
[50]   High performance FPGA-based image correlation [J].
Lindoso, Almudena ;
Entrena, Luis .
JOURNAL OF REAL-TIME IMAGE PROCESSING, 2007, 2 (04) :223-233