A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL DIAGNOSIS

被引：12

作者：

Chowdhury, Shubhajit Roy ^{[1
,2
]}

Saha, Hiranmay ^{[1
]}

机构：

[1] Jadavpur Univ, Dept Elect & Telecommun Engn, IC Design & Fabricat Ctr, Kolkata 700032, India

[2] Jadavpur Univ, Dept Elect & Telecommun, IC Design & Fabricat Ctr, Kolkata 700032, India

来源：

IEEE MICRO | 2008年 / 28卷 / 05期

关键词：

D O I：

10.1109/MM.2008.63

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

AN AUTO-DECISION-MAKING SYSTEM FOR MEDICAL DIAGNOSIS COULD HELP MAKE UP FOR THE LACK OF PHYSICIANS IN RURAL AREAS OF MANY THIRD-WORLD COUNTRIES. THIS HIGH-PERFORMANCE, LOW-POWER, PIPELINED PARALLEL FUZZY PROCESSOR BASED ON A DEDICATED SINGLE-CHIP ARCHITECTURE PERFORMS HIGH-SPEED FUZZY INFERENCES WITH PROCESSING SPEED UP TO 5.0 MFLIPS AT A CLOCK FREQUENCY OF 40 MHz USING 256 RULES HAVING ONE CONSEQUENT EACH, 16 INPUT VARIABLES, AND 16-BIT RESOLUTION. THE PROCESSOR OPERATES IN REAL TIME PRODUCING RESULTS WITHIN AN INTERVAL OF 1.92 mu S. THE PROCESSOR IMPLEMENTED ON BOARD CONSUMES AS LOW AS 70 MILLIWATT POWER. THE PROCESSOR PERFORMS MEDICAL DIAGNOSIS WITH 97.5 PERCENT ACCURACY.

引用

页码：38 / 52

页数：15

共 50 条

[31] Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems [J].

Choi, Jongsok ;

Nam, Kevin ;

Canis, Andrew ;

Anderson, Jason ;

Brown, Stephen ;

Czajkowski, Tomasz .

2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, :17-24

[32] NOVEL HIGH-SPEED FPGA-BASED FFT PROCESSOR [J].

王旭东 ;

徐伟 ;

党小宇 .

Transactions of Nanjing University of Aeronautics & Astronautics, 2013, 30 (01) :82-87

[33] Novel high-speed FPGA-based FFT processor [J].

Wang, Xudong ;

Xu, Wei ;

Dang, Xiaoyu .

Transactions of Nanjing University of Aeronautics and Astronautics, 2013, 30 (01) :82-87

[34] NOVEL HIGH-SPEED FPGA-BASED FFT PROCESSOR [J].

王旭东 ;

徐伟 ;

党小宇 .

Transactions of Nanjing University of Aeronautics and Astronautics, 2013, (01) :82-87

[35] OVERVIEW OF A FPGA-BASED OVERLAY PROCESSOR [J].

Yu, Yunxuan ;

Wu, Chen ;

Shi, Xiao ;

He, Lei .

2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,

[36] A host/co-processor FPGA-based architecture for fast image processing [J].

Kalomiros, John A. ;

Lygouras, John .

IDAACS 2007: PROCEEDINGS OF THE 4TH IEEE WORKSHOP ON INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2007, :373-+

[37] High-performance FPGA based camera architecture for range imaging [J].

Lepisto, Niklas ;

Thornberg, Benny ;

O'Nils, Mattias .

NORCHIP 2005, PROCEEDINGS, 2005, :165-168

[38] FPGA-Based High-Performance Data Compression Deep Neural Network Accelerator [J].

Wang, Hanze ;

Fu, Yingxun ;

Ma, Li .

2022 INTERNATIONAL CONFERENCE ON BIG DATA, INFORMATION AND COMPUTER NETWORK (BDICN 2022), 2022, :563-569

[39] FPGA-based hardware accelerator for high-performance data-stream processing [J].

Lysakov K.F. ;

Shadrin M.Y. .

Pattern Recognition and Image Analysis, 2013, 23 (1) :26-34

[40] A New High-Performance Scalable Dynamic Interconnection for FPGA-based Reconfigurable Systems [J].

Jovanovic, Slavisa ;

Tanougast, Camel ;

Weber, Serge .

2008 INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2008, :61-66

← 1 2 3 4 5 →