A HIGH-PERFORMANCE FPGA-BASED FUZZY PROCESSOR ARCHITECTURE FOR MEDICAL DIAGNOSIS

被引:12
|
作者
Chowdhury, Shubhajit Roy [1 ,2 ]
Saha, Hiranmay [1 ]
机构
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, IC Design & Fabricat Ctr, Kolkata 700032, India
[2] Jadavpur Univ, Dept Elect & Telecommun, IC Design & Fabricat Ctr, Kolkata 700032, India
关键词
D O I
10.1109/MM.2008.63
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
AN AUTO-DECISION-MAKING SYSTEM FOR MEDICAL DIAGNOSIS COULD HELP MAKE UP FOR THE LACK OF PHYSICIANS IN RURAL AREAS OF MANY THIRD-WORLD COUNTRIES. THIS HIGH-PERFORMANCE, LOW-POWER, PIPELINED PARALLEL FUZZY PROCESSOR BASED ON A DEDICATED SINGLE-CHIP ARCHITECTURE PERFORMS HIGH-SPEED FUZZY INFERENCES WITH PROCESSING SPEED UP TO 5.0 MFLIPS AT A CLOCK FREQUENCY OF 40 MHz USING 256 RULES HAVING ONE CONSEQUENT EACH, 16 INPUT VARIABLES, AND 16-BIT RESOLUTION. THE PROCESSOR OPERATES IN REAL TIME PRODUCING RESULTS WITHIN AN INTERVAL OF 1.92 mu S. THE PROCESSOR IMPLEMENTED ON BOARD CONSUMES AS LOW AS 70 MILLIWATT POWER. THE PROCESSOR PERFORMS MEDICAL DIAGNOSIS WITH 97.5 PERCENT ACCURACY.
引用
收藏
页码:38 / 52
页数:15
相关论文
共 50 条
  • [1] A FPGA-BASED RECONFIGURABLE PARALLEL ARCHITECTURE FOR HIGH-PERFORMANCE NUMERICAL COMPUTATION
    Ferlin, Edson Pedro
    Lopes, Heitor Silverio
    Erig Lima, Carlos R.
    Perretto, Mauricio
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (05) : 849 - 865
  • [2] FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (01) : 60 - 72
  • [3] SHARF: AN FPGA-BASED CUSTOMIZABLE PROCESSOR ARCHITECTURE
    Bassoy, Cem Savas
    Manteuffel, Henning
    Mayer-Lindenberg, Friedrich
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 516 - 520
  • [4] A high-performance fully reconfigurable FPGA-based 2D convolution processor
    Perri, S
    Lanuzza, M
    Corsonello, P
    Cocorullo, G
    MICROPROCESSORS AND MICROSYSTEMS, 2005, 29 (8-9) : 381 - 391
  • [5] FPGA-based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data
    Roy, Sujoy Sinha
    Turan, Furkan
    Jarvinen, Kimmo
    Vercauteren, Frederik
    Verbauwhede, Ingrid
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 387 - 398
  • [6] An Efficient FPGA Architecture with High-Performance 2D DWT Processor for Medical Imaging
    Arasu, S. P. Valan
    Baulkani, S.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (09)
  • [7] A High-performance CNN Processor Based on FPGA for MobileNets
    Wu, Di
    Zhang, Yu
    Jia, Xijie
    Tian, Lu
    Li, Tianping
    Sui, Lingzhi
    Xie, Dongliang
    Shan, Yi
    2019 29TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2019, : 136 - 143
  • [8] An FPGA-based high-performance wireless vibration analyzer
    Shahzad, Khurram
    Oelmann, Bengt
    2013 NORCHIP, 2013,
  • [9] A High-performance FPGA-based Accelerator for Gradient Compression
    Ren, Qingqing
    Zhu, Shuyong
    Meng, Xuying
    Zhang, Yujun
    DCC 2022: 2022 DATA COMPRESSION CONFERENCE (DCC), 2022, : 429 - 438
  • [10] High-performance FPGA-based general reduction methods
    Morris, GR
    Zhuo, L
    Prasanna, VK
    FCCM 2005: 13TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2005, : 323 - 324