Impact of Off-State Stress and Negative Bias Temperature Instability on Degradation of Nanoscale pMOSFET

被引:20
|
作者
Lee, Nam-Hyun [1 ]
Kim, Hyungwook [2 ]
Kang, Bongkoo [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect & Elect Engn, Pohang 790784, South Korea
[2] Samsung Elect Co Ltd, Memory Div, Hwasung City 445701, South Korea
关键词
Interface trap; MOSFET; negative bias temperature instability (NBTI); OFF-state stress; oxide charge; NBTI; GENERATION; MOSFETS; VOLTAGE;
D O I
10.1109/LED.2011.2174026
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter investigates the impact of dynamic stress on the degradation of a nanoscale p-channel metal-oxide-semiconductor field-effect transistor (pMOSFET). Experimental results indicate that the OFF-state stress generated donorlike interface traps N-it and electron oxide traps, localized near the drain. The ON-state stress produced the negative bias temperature instability which generated N-it's and positive oxide charges Q(ox) distributed uniformly in the channel. Although the electrons trapped by the OFF-state stress decreased the threshold voltage vertical bar V-th vertical bar, they were detrapped readily by the subsequent ON-state stress. A dynamic stress caused the nanoscale pMOSFET to build up N-it and positive Q(ox), which increased the vertical bar V-th vertical bar significantly. These new observations indicate that the combined dynamic process can significantly influence the reliability of scaled CMOS inverter circuits.
引用
收藏
页码:137 / 139
页数:3
相关论文
共 50 条
  • [21] The degradation of p-MOSFETs under off-state stress
    Yang, CY
    Wang, Z
    Tan, CH
    Xu, MZ
    MICROELECTRONICS JOURNAL, 2001, 32 (07) : 587 - 591
  • [22] Negative bias temperature instability of carrier-transport enhanced pMOSFET with performance boosters
    Rhee, HS
    Lee, H
    Ueno, T
    Shin, DS
    Lee, SH
    Kim, Y
    Samoilov, A
    Hansson, PO
    Kim, M
    Kim, HS
    Lee, NI
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 709 - 712
  • [23] Layout Dependency of PMOS off Current Degradation due to Off-State Stress
    Seo, Jae Yong
    Park, Hong Sik
    Lee, Sabina
    Kang, Tae Hun
    Kang, Gu Gwan
    Kwak, Byung Heon
    Lee, Won Shik
    2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2, 2009, : 969 - 970
  • [24] Interface state degradation during AC positive bias temperature instability stress
    Kang, Soo Cheol
    Kim, Seung Mo
    Jung, Ukjin
    Kim, Yonghun
    Park, Woojin
    Lee, Byoung Hun
    SOLID-STATE ELECTRONICS, 2019, 158 : 46 - 50
  • [25] Analysis of Drain Linear Current Turn-Around Effect in Off-State Stress Mode in pMOSFET
    Jung, Seung-Geun
    Lee, Sul-Hwan
    Kim, Choong-Ki
    Yoo, Min-Soo
    Yu, Hyun-Yong
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 804 - 807
  • [26] Mechanism of negative bias temperature instability in CMOS devices: Degradation, recovery and impact of nitrogen
    Mahapatra, S
    Alam, MA
    Kumar, PB
    Dalei, TR
    Saha, D
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 105 - 108
  • [27] Off-State Stress degradation mechanism on advanced p-MOSFETs
    Cho, Moonju
    Spessot, Alessio
    Kaczer, Ben
    Aoulaiche, Marc
    Ritzenthaler, Romain
    Schram, Tom
    Fazan, Pierre
    Horiguchi, Naoto
    Linten, Dimitri
    2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,
  • [28] Temperature impact on the tunnel fet off-state current components
    Der Agopian, Paula Ghedini
    Martino, Marcio Dalla Valle
    dos Santos Filho, Sebastiao Gomes
    Martino, Joao Antonio
    Rooyackers, Rita
    Leonelli, Daniele
    Claeys, Cor
    SOLID-STATE ELECTRONICS, 2012, 78 : 141 - 146
  • [29] Mechanism of device instability for unhydrogenated polysilicon TFTs under off-state stress
    Yaung, DN
    Fang, YK
    Huang, KC
    Chen, CY
    Wang, YJ
    Hung, CC
    Wuu, SG
    Liang, MS
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2000, 15 (09) : 888 - 891
  • [30] Degradation dynamics, recovery, and characterization of negative bias temperature instability
    Ershov, M
    Saxena, S
    Minehane, S
    Clifton, P
    Redford, M
    Lindley, R
    Karbasi, H
    Graves, S
    Winters, S
    MICROELECTRONICS RELIABILITY, 2005, 45 (01) : 99 - 105