Impact of Off-State Stress and Negative Bias Temperature Instability on Degradation of Nanoscale pMOSFET

被引:20
|
作者
Lee, Nam-Hyun [1 ]
Kim, Hyungwook [2 ]
Kang, Bongkoo [1 ]
机构
[1] Pohang Univ Sci & Technol, Dept Elect & Elect Engn, Pohang 790784, South Korea
[2] Samsung Elect Co Ltd, Memory Div, Hwasung City 445701, South Korea
关键词
Interface trap; MOSFET; negative bias temperature instability (NBTI); OFF-state stress; oxide charge; NBTI; GENERATION; MOSFETS; VOLTAGE;
D O I
10.1109/LED.2011.2174026
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This letter investigates the impact of dynamic stress on the degradation of a nanoscale p-channel metal-oxide-semiconductor field-effect transistor (pMOSFET). Experimental results indicate that the OFF-state stress generated donorlike interface traps N-it and electron oxide traps, localized near the drain. The ON-state stress produced the negative bias temperature instability which generated N-it's and positive oxide charges Q(ox) distributed uniformly in the channel. Although the electrons trapped by the OFF-state stress decreased the threshold voltage vertical bar V-th vertical bar, they were detrapped readily by the subsequent ON-state stress. A dynamic stress caused the nanoscale pMOSFET to build up N-it and positive Q(ox), which increased the vertical bar V-th vertical bar significantly. These new observations indicate that the combined dynamic process can significantly influence the reliability of scaled CMOS inverter circuits.
引用
收藏
页码:137 / 139
页数:3
相关论文
共 50 条
  • [1] Off-state degradation with ac bias in PMOSFET
    Park, Segeun
    Jung, Hyuckchai
    Oh, Jeonghoon
    Kim, Ilgweon
    Hong, Hyoungsun
    Jin, Gyoyoung
    Roh, Yonghan
    MICROELECTRONICS RELIABILITY, 2016, 65 : 16 - 19
  • [2] Effect of OFF-State Stress and Drain Relaxation Voltage on Degradation of a Nanoscale nMOSFET at High Temperature
    Lee, Nam-Hyun
    Baek, Dohyun
    Kang, Bongkoo
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (07) : 856 - 858
  • [3] The role of hydrogen in negative bias temperature instability of pMOSFET
    Li, ZH
    Liu, HX
    Hao, Y
    CHINESE PHYSICS, 2006, 15 (04): : 833 - 838
  • [4] Lateral profiling of gate dielectric damage by off-state stress and positive-bias temperature instability
    Lee, Geon-Beom
    Kim, Choong-Ki
    Bang, Tewook
    Yoo, Min-Soo
    Choi, Yang-Kyu
    MICROELECTRONICS RELIABILITY, 2021, 127
  • [5] Defects and relaxation during the Negative Bias Temperature Instability in PMOSFET
    Benard, C.
    Ogier, J-L.
    Goguenheim, D.
    2008 26TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2008, : 545 - +
  • [6] Dependence of the DC stress negative bias temperature instability effect on basic device parameters in pMOSFET
    Cao Jian-Min
    He Wei
    Huang Si-Wen
    Zhang Xu-Lin
    ACTA PHYSICA SINICA, 2012, 61 (21)
  • [7] Negative Bias Temperature Instability Characterization and Lifetime Evaluations of Submicron pMOSFET
    Hatta, S. F. Wan Muhamad
    Hussin, H.
    Soon, F. Y.
    Wahab, Y. Abdul
    Hadi, D. Abdul
    Soin, N.
    Alam, A. H. M. Zahirul
    Nordin, A. N.
    2017 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS & INDUSTRIAL ELECTRONICS (ISCAIE), 2017, : 206 - 211
  • [8] Mechanism of nitrogen-enhanced negative bias temperature instability in pMOSFET
    Tan, SS
    Chen, TP
    Ang, CH
    Chan, L
    MICROELECTRONICS RELIABILITY, 2005, 45 (01) : 19 - 30
  • [9] Effect of body bias on negative bias temperature instability in pMOSFET with SiON gate dielectrics
    Kim, Hyojune
    Roh, Yonghan
    SOLID-STATE ELECTRONICS, 2014, 91 : 127 - 129
  • [10] Reduction of Off-State Currents in Silicon on Glass Thin Film Transistor by Off-State Bias Stress
    Choi, Jae Won
    Cheon, Jun Hyuk
    Oh, Jae Hwan
    Jang, Jin
    Kim, Sung-Chul
    Ahn, Ji-Su
    Williams, C. A. Kosik
    Couillard, J. G.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2010, 13 (07) : J85 - J87