Security and Privacy Threats to On-Chip Non-Volatile Memories and Countermeasures

被引:10
作者
Ghosh, Swaroop [1 ]
Khan, Mohammad Nasim Imtiaz [1 ]
De, Asmit [1 ]
Jang, Jae-Won [1 ]
机构
[1] Penn State Univ, State Coll, PA 16801 USA
来源
2016 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2016年
关键词
Security; Privacy; NVMs; STTRAM; Magnetic RAM (MRAM); Magnetic Field Tampering; Side Channel Analysis;
D O I
10.1145/2966986.2980064
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Non-volatile memories (NVMs) such as Spin-Transfer Torque RAM (STTRAM) have drawn significant attention due to complete elimination of bitcell leakage. In addition to the plethora of benefits such as density, non-volatility, low-power and high speed, majority of Non-Volatile Memories (NVMs) are also compatible with CMOS technology enabling easy integration. Although promising, NVM brings new security challenges that were absent in their conventional volatile memory counterparts such as Static RAM (SRAM) and embedded Dynamic RAM (eDRAM). The root cause is persistent data that may allow the adversary to retrieve sensitive information like password or cryptographic keys. This is primarily due to the fundamental dependency of these memory technologies on environmental parameters such as magnetic fields and temperature which can be exploited by the adversary to tamper with the stored data. This paper investigates the data security and privacy challenges in NVMs by exploring the security specific properties and novel security primitives realized using spintronic building blocks. A thorough analysis is done on the vulnerabilities, data security and privacy issues, threats and possible countermeasures to enable safe computing environment using spintronics.
引用
收藏
页数:6
相关论文
共 19 条
[1]  
[Anonymous], HOST
[2]  
De A., 2016, ARXIV160600467
[3]  
Donahue M J, 1999, OOMMF USERS GUIDE
[4]  
Ghosh S., 2016, P IEEE
[5]  
Govindaraj Rekha, 2016, SAMOS
[6]  
Halderman J. Alex, 2009, COMMUNICATIONS ACM
[7]  
Jang J.W., 2015, DAC
[8]  
Jang Jae-Won, 2015, ISQED
[9]  
Kannan Sachhidh, 2014, DAC
[10]  
Kim Jisu, 2012, VLSI SYSTEMS IEEE T