Sizing CMOS Amplifiers by PSO and MOL to Improve DC Operating Point Conditions

被引:20
作者
Tlelo-Cuautle, Esteban [1 ]
Alejandro Valencia-Ponce, Martin [1 ]
Gerardo de la Fraga, Luis [2 ]
机构
[1] Natl Inst Astrophys Opt & Elect INAOE, Dept Elect, Puebla 72840, Mexico
[2] Natl Polytech Inst CINVESTAV, Ctr Res & Adv Studies, Dept Comp Sci, Ciudad De Mexico 07360, Mexico
关键词
CMOS OTA; DC operating point; optimal sizing; particle swarm optimization; many optimizing liaisons; Monte Carlo; PVT; HIGH-GAIN; OPTIMAL-DESIGN; OP-AMP; OPTIMIZATION; TRANSCONDUCTANCE; ENHANCEMENT; OTA; PHASE;
D O I
10.3390/electronics9061027
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The sizes of the metal-oxide-semiconductor (MOS) transistors in an operational amplifier must guarantee strong direct current operating point (DCOP) conditions. This paper shows the usefulness of two population-based optimization algorithms to size transistors, namely-particle swarm optimization (PSO) and many optimizing liaisons (MOL). Both optimization algorithms link the circuit simulator SPICE to measure electrical characteristics. However, SPICE provides an output-file indicating that a transistor is in strong inversion but the DCOP can be in the limit, and it can switch to a different condition. In this manner, we highlight the application of PSO and MOL to size operational transconductance amplifiers (OTAs), which DCOP conditions are improved by the introduction of a procedure that handles constraints to ensure that the transistors are in the appropriate DCOP. The Miller and RFC-OTA are the cases of study, and their sizing is performed using UMC 180 nm CMOS technology. In both OTAs, the objective function is the maximization of the gain-bandwidth product under the main constraint of guaranteeing DCOPs to improve two figures of merit and to provide robustness to Monte Carlo simulations and PVT variations.
引用
收藏
页码:1 / 19
页数:19
相关论文
共 46 条
[11]  
Cabrera JCF, 2007, LECT NOTES ARTIF INT, V4827, P41
[12]   Class AB amplifier with enhanced slew rate and GBW [J].
Garde, M. Pilar ;
Lopez-Martin, Antonio ;
Algueta, Jose M. ;
Carvajal, Ramon G. ;
Ramirez-Angulo, Jaime .
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (08) :1199-1210
[13]   Symbiotic organisms search algorithm for optimal design of CMOS two-stage op-amp with nulling resistor and robust bias circuit [J].
Ghosh, Sumalya ;
Prasad, De Bishnu ;
Kar, Rajib ;
Mal, Ashis Kumar .
IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (05) :679-688
[14]   Sizing Analog Integrated Circuits by Current-Branches-Bias Assignments with Heuristics [J].
Guerra-Gomez, I. ;
Tlelo-Cuautle, E. .
ELEKTRONIKA IR ELEKTROTECHNIKA, 2013, 19 (10) :81-86
[15]   A low-voltage swing-enhanced Colpitts CMOS LC-QVCO based on first-harmonics coupling [J].
Hemmati, Mohammad Jafar ;
Dehghani, Rasoul ;
Hakimi, Ahmad .
MICROELECTRONICS JOURNAL, 2019, 85 :6-16
[16]   Optimization and CMOS design of chaotic oscillators robust to PVT variations: INVITED [J].
Hugo Carbajal-Gomez, Victor ;
Tlelo-Cuautle, Esteban ;
Manuel Munoz-Pacheco, Jesus ;
Gerardo de la Fraga, Luis ;
Sanchez-Lopez, Carlos ;
Vidal Fernandez-Fernandez, Francisco .
INTEGRATION-THE VLSI JOURNAL, 2019, 65 :32-42
[17]   A low-power low-noise CMOS bio-potential amplifier for multi-channel neural recording with active DC-rejection and current sharing [J].
Jomehei, Maryam Gharaei ;
Sheikhaei, Samad .
MICROELECTRONICS JOURNAL, 2019, 83 :197-211
[18]  
Kaveh A, 2014, Advances in metaheuristic algorithms for optimal design of structures
[19]   Performance enhancement of advanced recycling folded cascode operational transconductance amplifier using an unbalanced biased input stage [J].
Khade, Amitkumar S. ;
Vyas, Vibha ;
Sutaone, Mukul .
INTEGRATION-THE VLSI JOURNAL, 2019, 69 :242-250
[20]   Automated pre-placement phase as a part of robust analog-mixed signal physical design flow [J].
Kote, Vlastimil ;
Kubacak, Adam ;
Vacula, Patrik ;
Jakovenko, Jiri ;
Husak, Miroslav .
INTEGRATION-THE VLSI JOURNAL, 2018, 63 :18-30