A 2-D analytical model of SOI high-voltage devices with dual conduction layers

被引:7
作者
Hua, Tingting [1 ]
Guo, Yufeng [1 ]
Yu, Ying [1 ]
Sheu, Gene [2 ]
Xia, Xiaojuan [1 ]
Zhang, Changchun [1 ]
机构
[1] Nanjing Univ Posts & Telecommun, Coll Elect Sci & Engn, Nanjing 210003, Jiangsu, Peoples R China
[2] Asia Univ, Dept Comp Sci & Informat Engn, Taichung 41354, Taiwan
基金
中国国家自然科学基金;
关键词
Dual conduction layers; Model; Reduced surface field; SOI; DRIFT REGION; LDMOS;
D O I
10.4103/0256-4602.101315
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
By solving 2-D Poissons equation, a new analytical model to calculate the electric field distribution of a SOI RESURF device with Dual Conduction Layers (Dual-CL) is firstly proposed. The proposed model is also available for the single RESURF and triple RESURF SOI devices without any modification. A matrix equation is developed for the determination of the lateral and vertical breakdown voltages, in which the influences of the N-top layer, P-top layer, and the N-drift region are all considered. A unified RESURF criterion of single RESURF, triple RESURF, and Dual-CL SOI devices is further derived for optimizing the structure parameters. A good agreement between the analytical results and the numerical results shows that the N-top layer and P-top layer have opposite impacts on the breakdown performance of Dual-CL SOI devices. In addition, an optimal trade-off between the breakdown voltage and the specific on-resistance for the triple RESURF and Dual-CL SOI devices is obtained due to the incorporation of the P-top layer.
引用
收藏
页码:346 / 354
页数:9
相关论文
共 21 条
[1]  
[Anonymous], 2010, PROC 10 IEEE INT C S, DOI DOI 10.1109/ICSICT.2010.5667714
[2]  
Appels J. A., 1979, IEDM, P238, DOI DOI 10.1109/IEDM.1979.189589
[3]   Impact of Lateral Nonuniform Doping and Hot Carrier Injection on Capacitance Behavior of High Voltage MOSFETs [J].
Chauhan, Yogesh Singh ;
Gillon, Renaud ;
Declercq, Michel ;
Ionescu, Adrian Mihai .
IETE TECHNICAL REVIEW, 2008, 25 (05) :244-250
[4]  
Disney DR, 2001, ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, P399, DOI 10.1109/ISPSD.2001.934638
[5]   A Development Summarization of the Power Semiconductor Devices [J].
Duan, Baoxing ;
Yang, Yintang .
IETE TECHNICAL REVIEW, 2011, 28 (06) :503-510
[6]   Low Specific ON-Resistance Power MOS Transistor With Multilayer Carrier Accumulation Breaks the Limit Line of Silicon [J].
Duan, Baoxing ;
Yang, Yintang .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (07) :2057-2060
[7]   A 1300-V 0.34-Ω . cm2 Partial SOI LDMOSFET With Novel Dual Charge Accumulation Layers [J].
Elahipanah, Hossein ;
Orouji, Ali A. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (08) :1959-1965
[8]  
Guo YF, 2007, INT C COMMUN CIRCUIT, P1278
[9]   A new analytical model for optimizing SOI LDMOS with step doped drift region [J].
Guo, Yufeng ;
Li, Zhaoji ;
Zhang, Bo .
MICROELECTRONICS JOURNAL, 2006, 37 (09) :861-866
[10]   A Review of Super Junction LDMOS [J].
Hu, Chen ;
Li, Ming ;
He, Xiaoying ;
Sun, Weifeng .
IETE TECHNICAL REVIEW, 2011, 28 (04) :327-335