A Probability-based Data Allocation Strategy for Hybrid DRAMINVM Memory in Real-time Embedded Systems

被引:0
作者
Jiang, Yi [1 ]
Ai, Qing [1 ]
Long, Linbo [1 ]
机构
[1] Chongqing Univ Posts & Telecommun, Dept Comp Sci & Technol, Chongqing, Peoples R China
来源
PROCEEDINGS OF 2018 IEEE 9TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS) | 2018年
关键词
probability; data allocation; nonvolatile memories(NVMs); DRAM; hybrid main memory; real-time embedded systems;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Non-volatile memory (NVM) has emerged as a promlsmg DRAM alternative due to its high density, and zero leakage power. Nevertheless, it suffers from higher write energy. According to a given data-access frequencies, the previous studies focus on data allocation technique for utilizing the benefits of both NVM and DRAM. However, data-access frequencies is often obtained with probability, which could not be effectively applied on the previous techniques. To address this issue, this paper proposes a probability-based data allocation strategy for hybrid DRAMINVM memory in real-time embedded systems, The basic idea is first to obtain the probability-based data-access frequencies of a given embedded program by exploiting its appllcatlon-speciflc feature. Combining with the maximum data access frequencies and the data-access frequency expectations of each data in a given program, this paper proposes a novel and simple data allocation algorithm, named PBDA, to minimize the energy consumption of real-time embedded system, Finally, compared to the Greedy algorithm and an existing optimal data allocation algorithm, the experiments show that our technology can reduce energy consumption by 45.01% and 10.49% on average.
引用
收藏
页码:387 / 390
页数:4
相关论文
共 13 条
[1]   HL-PCM: MLC PCM Main Memory with Accelerated Read [J].
Arjomand, Mohammad ;
Jadidi, Amin ;
Kandemir, Mahmut T. ;
Sivasubramaniam, Anand ;
Das, Chita R. .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (11) :3188-3200
[2]  
BALL T, 1993, P C PROGR LANG DES I, V28, P300
[3]  
Chen D, 2017, DES AUT TEST EUROPE, P1086, DOI 10.23919/DATE.2017.7927151
[4]  
Chen L., 2017, MICROPROCESS MICROSY, V52
[5]  
Gu S., 2016, J SIGNAL PROCESSING, V84, P151
[6]   Platform Storage Performance With 3D XPoint Technology [J].
Hady, Frank T. ;
Foong, Annie ;
Veal, Bryan ;
Williams, Dan .
PROCEEDINGS OF THE IEEE, 2017, 105 (09) :1822-1833
[7]  
HASSAN A, 2015, P 24 INT C PAR ARCH, P492, DOI DOI 10.1109/PACT.2015.58
[8]  
Hu I, 2015, IEEE T VLSI SYST, V23, P654
[9]   Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory [J].
Khouzani, Hoda Aghaei ;
Hosseini, Fateme S. ;
Yang, Chengmo .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (09) :1458-1470
[10]  
Kultursay Emre, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P256