1.2-17.6 GHz Ring-Oscillator-Based Phase-Locked Loop with Injection Locking in 65 nm Complementary Metal Oxide Semiconductor

被引:2
|
作者
Lee, Sang-yeop [1 ]
Ito, Hiroyuki [1 ]
Amakawa, Shuhei [1 ]
Tanoi, Satoru [1 ]
Ishihara, Noboru [1 ]
Masu, Kazuya [1 ]
机构
[1] Tokyo Inst Technol, Solut Res Lab, Yokohama, Kanagawa 2268503, Japan
关键词
NOISE; PLL;
D O I
10.1143/JJAP.51.02BE03
中图分类号
O59 [应用物理学];
学科分类号
摘要
A wide-frequency-range phase-locked loop (PLL) with subharmonic injection locking is proposed. The PLL is equipped with a wide tunable ring-type voltage-controlled oscillator (ring VCO), frequency dividers, and a doubler in order to the widen injection-locked tuning range (ILTR). In addition, high-frequency injection signals are used to improve phase noise, which is supposed to be generated by a reference PLL. The proposed circuit is fabricated by using a 65 nm Si complementary metal oxide semiconductor (CMOS) process. The measured frequency tuning range is from 1.2 to 17.6 GHz with a frequency doubler and dividers. The phase noise at 14.4 GHz (= 32 x 450 MHz) with injection locking was -109 dBc/Hz, which shows a 21-dB reduction compared with that in the case without injection locking. (C) 2012 The Japan Society of Applied Physics
引用
收藏
页数:7
相关论文
共 18 条
  • [1] A 140GHz Phase-Locked Loop with 14.3% locking range in 65-nm CMOS
    Zhang, Lei
    Lin, Lin
    Zhu, Xinxin
    Wang, Yan
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [2] A 0.5 V Low-Power All-Digital Phase-Locked Loop in 65 nm Complementary Metal-Oxide-Semiconductor Process
    Galapon, Fredrick Angelo R.
    Agaton, Mark Allen D. C.
    Leynes, Arcel G.
    Noveno, Lemuel Neil M.
    Alvarez, Anastacia B.
    Densing, Chris Vincent J.
    Hizon, John Richard E.
    Rosales, Marc D.
    de Leon, Maria Theresa G.
    Maestro, Rico Jossel M.
    JOURNAL OF LOW POWER ELECTRONICS, 2019, 15 (01) : 64 - 75
  • [3] 2.4-10 GHz Low-Noise Injection-Locked Ring Voltage Controlled Oscillator in 90nm Complementary Metal Oxide Semiconductor
    Lee, Sang-yeop
    Amakawa, Shuhei
    Ishihara, Noboru
    Masu, Kazuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (04)
  • [4] A 283-GHz Fully Integrated Phase-Locked Loop Based on 65-nm CMOS
    Yoo, Junghwan
    Kim, Doyoon
    Kim, Jungsoo
    Song, Kiryong
    Rieh, Jae-Sung
    IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY, 2018, 8 (06) : 784 - 792
  • [5] A 20-30 GHz DIVIDE-BY-3 RING-OSCILLATOR-BASED INJECTION LOCKED FREQUENCY DIVIDER WITH A WIDE LOCKING RANGE
    Seo, Seungwoo
    Seo, Hyogi
    Jeon, Sanggeun
    Rieh, Jae-Sung
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2011, 53 (04) : 839 - 841
  • [6] A 56-to-66 GHz Quadrature Phase-Locked Loop With a Wide Locking Range Divider Chain in 65nm CMOS
    Zhou, Bin
    Zhang, Lei
    Wang, Yan
    Yu, Zhiping
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 455 - 458
  • [7] A 2.57GHz All-Digital Phase-Locked Loop Based on the digital controlled Ring Oscillator
    Ruan Weihua
    Wang Haipeng
    2019 11TH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY AND ELECTRICAL ENGINEERING (ICITEE 2019), 2019,
  • [8] A 3.2 GHz Injection-Locked Ring Oscillator-Based Phase-Locked-Loop for Clock Recovery
    Vert, Dorian
    Pignol, Michel
    Lebre, Vincent
    Moutaye, Emmanuel
    Malou, Florence
    Begueret, Jean-Baptiste
    ELECTRONICS, 2022, 11 (21)
  • [9] A 2.2-2.4 GHz Self-aligned Sub-harmonically Injection-locked Phase-locked Loop using 65 nm CMOS Process
    Yeh, Yen-Liang
    Lu, Cheng-Han
    Li, Meng-Han
    Chang, Hong-Yeh
    Chen, Kevin
    2014 9TH EUROPEAN MICROWAVE INTEGRATED CIRCUIT CONFERENCE (EUMIC), 2014, : 269 - 272
  • [10] A 7.6 mW, 414 fs RMS-Jitter 10 GHz Phase-Locked Loop for a 40 Gb/s Serial Link Transmitter Based on a Two-Stage Ring Oscillator in 65 nm CMOS
    Bae, Woorham
    Ju, Haram
    Park, Kwanseo
    Cho, Sung-Yong
    Jeong, Deog-Kyoon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (10) : 2357 - 2367