Impact of Crystallization Method on Poly-Si Tunnel FETs

被引:13
作者
Chen, Yi-Hsuan [1 ]
Ma, William Cheng-Yu [2 ]
Lin, Jer-Yi [1 ]
Lin, Chun-Yen [1 ]
Hsu, Po-Yang [1 ]
Huang, Chi-Yuan [2 ]
Chao, Tien-Sheng [1 ]
机构
[1] Natl Chiao Tung Univ, Inst Electrophys, Hsinchu 300, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 804, Taiwan
关键词
Tunnel field-effect-transistor (TFET); poly-Si thin-film transistor (poly-Si TFTs); trap density; metal-induced lateral crystallization (MILC); THIN-FILM TRANSISTORS;
D O I
10.1109/LED.2015.2468060
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, the impact of crystallization method on the electrical characteristics of polycrystalline silicon (poly-Si) tunnel field-effect transistors (TFETs) is investigated. Different crystallization methods may result in different amounts of interface traps (N-it) and bulk traps (N-GB). TFETs crystallized with solid-phase crystallization (SPC) and metal-induced lateral crystallization (MILC) were fabricated and compared. In comparison with the SPC TFETs, the MILC TFETs exhibit similar to 4.5x higher ON-state current I-ON, subthreshold swing reduction Delta S.S. similar to 202 mV/decade, and larger similar to 7.2x ON/OFF current ratio. According to the measurement of a monitor poly-Si thin-film transistor, replacing SPC with MILC results in a reduced N-it similar to 0.60x and a reduced N-GB similar to 0.36x, respectively. It can enhance the gate-to-tunnel junction controllability. Consequently, lowering trap density favors reducing power consumption of TFETs and provides a promising solution for future low-power driving circuits in portable electronics.
引用
收藏
页码:1060 / 1062
页数:3
相关论文
共 10 条
[1]   Can Interface Traps Suppress TFET Ambipolarity? [J].
Beneventi, Giovanni Betti ;
Gnani, Elena ;
Gnudi, Antonio ;
Reggiani, Susanna ;
Baccarani, Giorgio .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (12) :1557-1559
[2]   Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film Transistors With MILC [J].
Chen, Yi-Hsuan ;
Yen, Li-Chen ;
Chang, Tien-Shun ;
Chiang, Tsung-Yu ;
Kuo, Po-Yi ;
Chao, Tien-Sheng .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) :1017-1019
[3]   PERFORMANCE OF THIN-FILM TRANSISTORS ON POLYSILICON FILMS GROWN BY LOW-PRESSURE CHEMICAL VAPOR-DEPOSITION AT VARIOUS PRESSURES [J].
DIMITRIADIS, CA ;
COXON, PA ;
DOZSA, L ;
PAPADIMITRIOU, L ;
ECONOMOU, N .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :598-606
[4]   Low-Temperature Microwave Annealing for Tunnel Field-Effect Transistor [J].
Jhan, Yi-Ruei ;
Wu, Yung-Chun ;
Wang, Yu-Long ;
Lee, Yao-Jen ;
Hung, Min-Feng ;
Lin, Hsin-Yi ;
Chen, Yu-Hsiang ;
Yeh, Mu-Shih .
IEEE ELECTRON DEVICE LETTERS, 2015, 36 (02) :105-107
[5]   Temperature-Dependent I-V Characteristics of a Vertical In0.53Ga0.47As Tunnel FET [J].
Mookerjea, Saurabh ;
Mohata, Dheeraj ;
Mayer, Theresa ;
Narayanan, Vijay ;
Datta, Suman .
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) :564-566
[6]   Study of tunneling transport in Si-based tunnel field-effect transistors with ON current enhancement utilizing isoelectronic trap [J].
Mori, Takahiro ;
Morita, Yukinori ;
Miyata, Noriyuki ;
Migita, Shinji ;
Fukuda, Koichi ;
Mizubayashi, Wataru ;
Masahara, Meishoku ;
Yasuda, Tetsuji ;
Ota, Hiroyuki .
APPLIED PHYSICS LETTERS, 2015, 106 (08)
[7]   A poly-Si TFT integrated gate-data line-crossover structure employing an air-gap for large-size AMLCD panel [J].
Park, JW ;
Lee, MC ;
Nam, WJ ;
Song, IH ;
Han, MK .
IEEE ELECTRON DEVICE LETTERS, 2001, 22 (08) :402-404
[8]   DEVELOPMENT AND ELECTRICAL-PROPERTIES OF UNDOPED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS [J].
PROANO, RE ;
MISAGE, RS ;
AST, DG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (09) :1915-1922
[9]   Low-Voltage Tunnel Transistors for Beyond CMOS Logic [J].
Seabaugh, Alan C. ;
Zhang, Qin .
PROCEEDINGS OF THE IEEE, 2010, 98 (12) :2095-2110
[10]   Polysilicon TFT technology for active matrix OLED displays [J].
Stewart, M ;
Howell, RS ;
Pires, L ;
Hatalis, MK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (05) :845-851