The effect of Young's modulus of contact-etch-stop layer (CESL) stressor on the strained-Si MOSFET

被引:0
作者
Chiou, Yung-Chuan [2 ]
Chen, Hou-Yu [1 ]
Huang, Chien-Chao [1 ]
机构
[1] Natl Nano Device Labs NDL, Hsinchu 300, Taiwan
[2] Natl Chiayi Univ, Dept Biomechatron Engn, Chiayi 600, Taiwan
来源
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE | 2012年 / 209卷 / 10期
关键词
contact-etch-stop layer; silicon; strained-Si; Young's modulus; SILICON;
D O I
10.1002/pssa.201200065
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In the analytic solution of residual stresses and bending in multi-layer/substrate systems, Young's modulus of contact-etch-stop layer (CESL) stressor is a potential factor affecting the channel stress of complementary metaloxidesemiconductor (CMOS) devices. To increase the level of Young's modulus of CESL stressor, the stress level of silicon channels could be boosted at a constant stress level and thickness of CESL as the result of stress simulation. Young's moduli of two widely adopted CESL stressors measured by a nanoindenter instrument, low-pressure chemical vapor deposition silicon nitride (LP-SiN) and plasma-enhanced chemical vapor deposition silicon nitride (PE-SiN), were 375.7 and 224.7?GPa, respectively. As a result of stress stimulation, the channel stress induced by LPSiN CESL could increase 30% higher than that of PE-SiN CESL. Through the use of a tensile 1?GPa CESL stressor for the 90?nm n-FETs, an extra 4% enhancement in drive current ID,sat was obtained in the device with an LP-SiN CESL as compared to that with PE-SiN. The electrical data is in good agreement with the prediction of the stress simulation.
引用
收藏
页码:1950 / 1953
页数:4
相关论文
共 9 条
[1]   Technology booster using strain-enhancing laminated SiN (SELS) for 65nm node HP MPUs [J].
Goto, K ;
Satoh, S ;
Ohta, H ;
Fukuta, S ;
Yamamoto, T ;
Mori, T ;
Tagawa, Y ;
Sakuma, T ;
Saiki, T ;
Shimamune, Y ;
Katakami, A ;
Hatada, A ;
Morioka, H ;
Hayami, Y ;
Inagaki, S ;
Kawamura, K ;
Kim, Y ;
Kokura, H ;
Tamura, N ;
Horiguchi, N ;
Kojima, M ;
Sugii, T ;
Hashimoto, K .
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, :209-212
[2]   An alternative method of solving multilayer bending problems [J].
Hsueh, CH ;
Lee, S ;
Chuang, TJ .
JOURNAL OF APPLIED MECHANICS-TRANSACTIONS OF THE ASME, 2003, 70 (01) :151-154
[3]   An Investigation of the Effect of Elastic Constants of Spacer in n-FETs CESL Stressor [J].
Huang, Chien-Chao ;
Chen, Hao-Yu ;
Chen, Hung-Keng ;
Lee, Sanboh .
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (07) :638-640
[4]   Spacer removal technique for boosting strain in n-channel FinFETs with silicon-carbon source and drain stressors [J].
Liow, Tsung-Yang ;
Tan, Kian-Ming ;
Lee, Rinus T. P. ;
Zhu, Ming ;
Hoe, Keat-Mun ;
Samudra, Ganesh S. ;
Balasubramanian, N. ;
Yeo, Yee-Chia .
IEEE ELECTRON DEVICE LETTERS, 2008, 29 (01) :80-82
[5]   Method for managing the stress due to the strained nitride capping layer in MOS transistors [J].
Orain, Stephane ;
Fiori, Vincent ;
Villanueva, Davy ;
Dray, Alexandre ;
Ortolland, Claude .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (04) :814-821
[6]  
Packan P., 2009, 2009 IEEE International Electron Devices Meeting (IEDM 2009), DOI 10.1109/IEDM.2009.5424253
[7]  
SHIMIZU A, 2001, IEDM, P433
[9]   A logic nanotechnology featuring strained-silicon [J].
Thompson, SE ;
Armstrong, M ;
Auth, C ;
Cea, S ;
Chau, R ;
Glass, G ;
Hoffman, T ;
Klaus, J ;
Ma, ZY ;
Mcintyre, B ;
Murthy, A ;
Obradovic, B ;
Shifren, L ;
Sivakumar, S ;
Tyagi, S ;
Ghani, T ;
Mistry, K ;
Bohr, M ;
El-Mansy, Y .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (04) :191-193