Accelerated SAT-based scheduling of Control/Data flow graphs

被引:18
作者
Memik, SO [1 ]
Fallah, F [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA
来源
ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS | 2002年
关键词
D O I
10.1109/ICCD.2002.1106801
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present a satisfiability-based approach to the scheduling problem in high-level synthesis. We formulate the resource constrained scheduling as a satisfiability (SAT) problem. We present experimental results on the performance of the state-of-the-art SAT solver Chaff, and demonstrate techniques to reduce the SAT problem size by applying bounding techniques on the scheduling problem. In addition, we demonstrate the use of some transformations on control data flow graphs such that the same lower bound techniques can operate on them as well. Our experiments show that Chaff is able to outperform the Integer Linear Program (ILP) solver CPLEX in terms of CPU time by as much as 59 fold. Finally, we conclude that the satisfiability-based approach is a promising alternative for obtaining optimal solutions to NP-Complete scheduling problem instances.
引用
收藏
页码:395 / 400
页数:6
相关论文
共 13 条
[1]  
Chaudhuri S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P456, DOI 10.1109/92.335014
[2]   GLOBAL OPTIMIZATION APPROACH FOR ARCHITECTURAL SYNTHESIS [J].
GEBOTYS, CH ;
ELMASRY, MI .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) :1266-1278
[3]  
GEBOTYS CH, 1992, DES AUT C
[4]  
HAYNAL S, 1998, IEEE INT C COMP AID
[5]  
Langevin M., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P443, DOI 10.1145/238997.239002
[6]  
LEE C, 1997, IEEE MICRO 30
[7]  
LEE JH, 1989, DES AUT C
[8]  
MARQUESSILVA JP, 2000, DES AUT C
[9]  
MOSKEWICZ M, 2001, DES AUT C
[10]  
NARASIMHAN M, 1998, INT C COMP AID DES