Analytical model of the threshold voltage and subthreshold swing of undoped cylindrical gate-all-around-based MOSFETs

被引：108
作者：
El Hamid, Hamdy Abd [1 ]
Iniguez, Benjamin
Guitart, Jaume Roig
机构：
[1] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, Tarragona 43007, Spain
[2] CNRS, Lab Analyse & Architecture Syst, F-31077 Toulouse, France
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2007年 / 54卷 / 03期
关键词：
device modeling; downscaling; drain-induced barrier lowering (DIBL); gate-all-around (GAA); MOSFET; subthreshold swing; threshold voltage;
D O I：
10.1109/TED.2006.890595
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Analytical physically based models for the threshold voltage, subthreshold swing, and drain-induced barrier lowering (DIBL) of undoped cylindrical gate-all-around MOSFETs have been derived based on an analytical solution of 2-D Poisson's equation (in cylindrical coordinates) in which the mobile charge term has been included. Using the new model, threshold voltage, DIBL and subthreshold swing sensitivities to channel length, and channel thickness have been investigated. The models for DIBL, subthreshold swing, and threshold voltage rolloff parameters have been verified by comparison with 3-D numerical simulations; close agreement with the numerical simulations has been observed.
引用
收藏
页码：572 / 579
页数：8
相关论文
共 27 条
[1]   Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's [J].
Auth, CP ;
Plummer, JD .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (02) :74-76
[2]   A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs [J].
Chen, Q ;
Agrawal, B ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1086-1090
[3]   A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].
Chen, QA ;
Harrell, EM ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637
[4]   Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers [J].
Chindalore, G ;
Hareland, SA ;
Jallepalli, S ;
Tasch, AF ;
Maziar, CM ;
Chia, VKF ;
Smith, S .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :206-208
[5]   THRESHOLD VOLTAGE MODELING AND THE SUBTHRESHOLD REGIME OF OPERATION OF SHORT-CHANNEL MOSFETS [J].
FJELDLY, TA ;
SHUR, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (01) :137-145
[6]   Power-constrained CMOS scaling limits [J].
Frank, DJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2002, 46 (2-3) :235-244
[7]   Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs [J].
Ge, LX ;
Fossum, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) :287-294
[8]   Explicit continuous model for long-channel undoped surrounding gate MOSFETs [J].
Iñíguez, B ;
Jiménez, D ;
Roig, J ;
Hamid, HA ;
Marsal, LF ;
Pallarès, J .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) :1868-1873
[9]   A silicon quantum wire transistor with one-dimensional subband effects [J].
Je, M ;
Han, S ;
Kim, I ;
Shin, H .
SOLID-STATE ELECTRONICS, 2000, 44 (12) :2207-2212
[10]   Modeling of nanoscale gate-all-around MOSFETs [J].
Jiménez, D ;
Sáenz, JJ ;
Iñíguez, B ;
Suñé, J ;
Marsal, LF ;
Pallarès, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) :314-316
123