Reconfigurable Circuit Design using Evolvable Hardware Chip for Illumination Tolerant Image Enhancement

被引:0
作者
Reddy, A. Guruva [1 ]
Prasad, M. N. Giri [2 ]
Krishna, K. Sri Rama [3 ]
机构
[1] VS Lakshmi Engg Coll Women, ECE Dept, Kakinada 533461, India
[2] JNT Univ Coll Engg, Dept ECE, Pulivendula, India
[3] VR Siddhartha Engg Coll, Dept ECE, Vijayawada, Andhra Pradesh, India
来源
2008 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC), VOLS 1-6 | 2008年
关键词
Reconfigurable circuit; Image processing; Evolvable hardware;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
For many signal processing applications, image processing are performed on real-time data. Images capture through any signal processing receivers may be contaminated by a variety of distortions such as improper illumination or shading of images and also noise sources such as chip electronic noise. Therefore a processing hardware unit has to be incorporated before reorganization to improve image quality. Virtual Reconfigurable Circuit EHW is designed to adapt to changes in task requirements or changes in the environment through its ability to reconfigure its own hardware structure to remove the noise in the image.
引用
收藏
页码:262 / +
页数:2
相关论文
共 10 条
  • [1] Goldberg D.E, 1989, GENETIC ALGORITHMS S
  • [2] Evolvable hardware at function level
    Higuchi, T
    Murakawa, M
    Iwata, M
    Kajitani, I
    Liu, WX
    Salami, M
    [J]. PROCEEDINGS OF 1997 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '97), 1997, : 187 - 192
  • [3] Hollingworth G. S., 1999, P 7 EUR WORKSH PAR D
  • [4] Evaluation of surface roughness by vision system
    Kiran, MB
    Ramamoorthy, B
    Radhakrishnan, V
    [J]. INTERNATIONAL JOURNAL OF MACHINE TOOLS & MANUFACTURE, 1998, 38 (5-6) : 685 - 690
  • [5] Reducing hardware evolution's dependency on FPGAs
    Layzell, P
    [J]. PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS FOR NEURAL, FUZZY AND BIO-INSPIRED SYSTEMS, MICORNEURO'99, 1999, : 171 - 178
  • [6] SAMHOURI, 2005, NAMRAC 33 2005 C MAY
  • [7] Sekanina L, 2002, LECT NOTES COMPUT SC, V2279, P255
  • [8] Sekanina L., EV SYST BIOL HARDW 5, P186
  • [9] A genetic algorithmic approach for optimization of surface roughness prediction model
    Suresh, PVS
    Rao, PV
    Deshmukh, SG
    [J]. INTERNATIONAL JOURNAL OF MACHINE TOOLS & MANUFACTURE, 2002, 42 (06) : 675 - 680
  • [10] DIGITAL IMAGE-PROCESSING TECHNIQUES, FRACTAL DIMENSIONALITY AND SCALE-SPACE APPLIED TO SURFACE-ROUGHNESS
    VANDENBERG, S
    OSBORNE, CF
    [J]. WEAR, 1992, 159 (01) : 17 - 30