A Two-Variable Model for SAT-Based ATPG

被引:12
作者
Chen, Huan [1 ]
Marques-Silva, Joao [1 ,2 ]
机构
[1] Univ Coll Dublin, Sch Comp Sci & Informat, Dublin 4, Ireland
[2] IST INESC ID, Lisbon, Portugal
基金
爱尔兰科学基金会;
关键词
Automatic test pattern generation (ATPG); Boolean circuit; Boolean satisfiability (SAT); circuit verification; EDA; fault propagation; GENERATION; ACCELERATION;
D O I
10.1109/TCAD.2013.2275254
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Automatic test pattern generation (ATPG) is one of the first applications that motivated the development of modern Boolean satisfiability (SAT). It is now widely accepted that ATPG is easy for current state-of-the-art SAT solvers. Nevertheless, as with any NP-hard problem, for large complex industrial circuits, some faults may be difficult to detect or prove undetectable. Recent work on SAT-based ATPG has been motivated by industrial designs with ever increasing size, for which more efficient ATPG models are essential. Moreover, ATPG models and algorithms find applications in a number of other settings, which further motivate the development of more efficient SAT-based ATPG solutions. Interestingly, despite the interest in more efficient ATPG approaches, the core SAT-based ATPG model has remained essentially unchanged since it was first proposed in the 1980s. This paper describes an alternative model for SAT-based ATPG. The proposed model is fundamentally different from previous SAT-based ATPG models in that the number of used variables is significantly reduced. This paper proposes extensions and optimizations to the basic model, and integrates known techniques for further improving performance. This paper extends the new model, proposes optimizations to it, and integrates known techniques for further improving performance. To achieve an unbiased evaluation, this paper also reimplements previous models and comprehensively compares them with the proposed models. Experimental results, obtained on a wide range of publicly available benchmarks for ATPG, demonstrate that the basic model and extended models allow significant performance improvements over other well-established models.
引用
收藏
页码:1943 / 1956
页数:14
相关论文
共 37 条
[1]  
Abramovici M., 1990, DIGITAL SYSTEMS TEST
[2]  
[Anonymous], 1993, ATALANTA EFFICIENT A
[3]  
[Anonymous], 1985, INT S CIRC SYST
[4]  
[Anonymous], 2008, Journal on Satisfiability, Boolean Modeling and Computation (JSAT), DOI 10.3233/sat190039
[5]  
BRAND D, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P534, DOI 10.1109/ICCAD.1993.580110
[6]  
BRGLEZ F, 1989, 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, P1929, DOI 10.1109/ISCAS.1989.100747
[7]  
CAD Group Politecnico di Torino, 1999, ITC 99 BENCHM 2 REL
[8]  
Chen HA, 2009, INT HIGH LEVEL DESIG, P76, DOI 10.1109/HLDVT.2009.5340173
[9]  
Chen Huan., 2012, Journal of Satisfiability, Boolean Modeling and Computation, V8, P83
[10]   Efficient program synthesis using constraint satisfaction in inductive logic programming [J].
Ahlgren, John ;
Yuen, Shiu Yin .
2013, Microtome Publishing (14) :3649-3681