Optimal combined word-length allocation and architectural synthesis of digital signal processing circuits

被引：18

作者：

Caffarena, Gabriel ^{[1
]}

Constantinides, George A.

Cheung, Peter Y. K.

Carreras, Carlos

Nieto-Taladriz, Octavio

机构：

[1] Univ Politecn Madrid, Dept Ingn Elect, E-28040 Madrid, Spain

[2] Univ London Imperial Coll Sci Technol & Med, Dept Elect & Elect Engn, London SW7 2BT, England

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2006年 / 53卷 / 05期

基金：

英国工程与自然科学研究理事会;

关键词：

architectural synthesis; digital signal processing; fixed-point arithmetic; word-length allocation;

D O I：

10.1109/TCSII.2005.862175

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this brief, we address the combined application of word-length allocation and architectural synthesis of linear time-invariant digital signal processing systems. These two design tasks are traditionally performed sequentially, thus lessening the overall design complexity, but ignoring forward and backward dependencies that may lead to cost reductions. Mixed integer linear programming is used to formulate the combined problem and results are compared to the two-step traditional approach.

引用

页码：339 / 343

页数：5

共 12 条

[1]

[Anonymous], P IEEE S FIELD PROGR

[2]

Caffarena G., 2004, P EUSIPCO, P1353

[3]

Carreras C., 1999, Proceedings 12th International Symposium on System Synthesis, P114, DOI 10.1109/ISSS.1999.814269

[4] Efficient hardware optimisation algorithm for fixed point digital signal processing ASIC design [J].

Choi, JI ;

Jun, HS ;

Hwang, SY .

ELECTRONICS LETTERS, 1996, 32 (11) :992-994

[5] A methodology and design environment for DSP ASIC fixed point refinement [J].

Cmar, R ;

Rijnders, L ;

Schaumont, P ;

Vernalde, S ;

Bolsens, I .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :271-276

[6] Optimal datapath allocation for multiple-wordlength systems [J].

Constantinides, GA ;

Cheung, PYK ;

Luk, W .

ELECTRONICS LETTERS, 2000, 36 (17) :1508-1509

[7] Wordlength optimization for linear digital signal processing [J].

Constantinides, GA ;

Chung, PYK ;

Luk, W .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) :1432-1442

[8] Truncation noise in fixed-point SFGs [J].

Constantinides, GA ;

Cheung, PYK ;

Luk, W .

ELECTRONICS LETTERS, 1999, 35 (23) :2012-2014

[9]

Garfinkel R.S., 1972, INTEGER PROGRAMMING

[10] Combined word-length optimization and high-level synthesis of digital signal processing systems [J].

Kum, KI ;

Sung, W .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (08) :921-930

← 1 2 →