Digital filter implementation over FPGA platform with LINUX OS

被引：1

作者：

Galvan-Tejada, Jorge I. ^{[1
]}

Galvan T, Carlos E.

Celaya-Padilla, Jose M. ^{[1
]}

Ruben Delgado C, J.

机构：

[1] Inst Tecnol Estudios Super Monterrey, Monterrey, Mexico

来源：

INTERNATIONAL MEETING OF ELECTRICAL ENGINEERING RESEARCH 2012 | 2012年 / 35卷

关键词：

C; Digital filter; FPGA; Image process;

D O I：

10.1016/j.proeng.2012.04.184

中图分类号：

TH [机械、仪表工业];

学科分类号：

0802 ;

摘要：

The embedded processors on FPGA's are a good tool to specific propose works. In this work we present how the FPGA is used to apply a Sobel filter to a set of images, also the step needed to set-up the entire system is described. An embedded processor, with a Linux distribution implemented is used to run a special compilation of C filter program, the filter is compared with the results obtained with a PC running the same filter, in the embedded system all the process runs in the FPGA and the exit file can be accessed by ftp or http server embedded into the Linux system. (C) 2012 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of the Organizing Committee of the ENIINVIE-2012.

引用

页码：223 / 229

页数：7

共 50 条

[31] FPGA Implementation of Adaptive Filter for Noise Cancellation
Bhoyar, D. B.
Dethe, C. G.
Bera, Soumita
Mushrif, M. M.
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,
[32] High performance IIR filter implementation on FPGA
Debarshi Datta
Himadri Sekhar Dutta
Journal of Electrical Systems and Information Technology, 8 (1)
[33] Hybrid Implementation of Extended Kalman Filter on an FPGA
Pritsker, Dan
2015 IEEE INTERNATIONAL RADAR CONFERENCE (RADARCON), 2015, : 77 - 82
[34] A Low Area FIR Filter For FPGA Implementation
Damian, Catalin
Lunca, Eduard
2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 521 - 524
[35] Development and Implementation of Digital Phase Locked Loop on Xilinx FPGA
Badarov, Dimiter Hristov
Mihov, Georgy Slavchev
2016 XXV INTERNATIONAL SCIENTIFIC CONFERENCE ELECTRONICS (ET), 2016,
[36] Novel Multirate Digital Filter for EEG on FPGA
Tabassum, Nazifa
Islam, Sheikh Md. Rabiul
Huang, Xu
2017 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONIC ENGINEERING (ICEEE), 2017,
[37] Efficient FPGA Implementation of a Variable Digital Filter based Spectrum Sensing Scheme for Cognitive IoT Systems
Ambede, Abhishek
Vinod, A. P.
Shreejith, Shanker
2017 GLOBAL INTERNET OF THINGS SUMMIT (GIOTS 2017), 2017, : 118 - 121
[38] Design and Implementation of FPGA based Digital Pulse Compression via fast convolution using FFT-OS method
Thakur, Vikram
Verma, Amit Kumar
Jena, Paramananda
Prasad, G. Surya
2015 INTERNATIONAL CONFERENCE ON MICROWAVE, OPTICAL AND COMMUNICATION ENGINEERING (ICMOCE), 2015, : 455 - 458
[39] DATA HIDING IN A DIGITAL IMAGE WITH FPGA IMPLEMENTATION
Premalatha, P.
Amsaveni, A.
PROCEEDINGS OF 2016 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2016,
[40] Evolutionary design and FPGA implementation of digital filters
Azzini, A
Bettoni, M
Liberali, V
Rossi, R
Tettamanzi, A
VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 485 - 496

← 1 2 3 4 5 →