A new snubber circuit for diode-clamped four-level inverter and converter

被引：0

作者：

Kim, ID ^{[1
]}

Nho, EC ^{[1
]}

机构：

[1] Pukyong Natl Univ, Dept Elect Engn, Nam Gu, Pusan 608739, South Korea

来源：

PESC 2001: 32ND ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-4, CONFERENCE PROCEEDINGS | 2001年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a new snubber circuit for 4-level inverter and converter. The snubber circuit makes use of Undeland snubber and McMurray efficient snubber as basic snubber unit, and can be regarded as a generalized combined Undeland and McMurray efficient snubber. The proposed snubber keeps such good features as fewer number of components, improved efficiency due to low snubber loss, capability of clamping overvoltage across main switching devices, and no unbalance problem of blocking voltage.

引用

页码：1375 / 1380

页数：6

共 9 条

[1]

Choi N. S., 1991, PESC '91 Record. 22nd Annual IEEE Power Electronics Specialists Conference (Cat. No.91CH3008-0), P96, DOI 10.1109/PESC.1991.162660

[2]

CHOI NS, 1993, IEEE IAS ANN M, P356

[3]

HOCHGRAF C, 1994, IEEE IND APPLIC SOC, P921, DOI 10.1109/IAS.1994.377528

[4]

Lai JS, 1995, IEEE IND APPLIC SOC, P2348

[5] Efficient Snubbers for Voltage-Source GTO Inverters [J].

McMurray, William .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 1987, 2 (03) :264-272

[6]

Peng FZ, 1995, IEEE IND APPLIC SOC, P2541, DOI 10.1109/IAS.1995.530626

[7]

Sinha G, 1995, IEEE IND APPLIC SOC, P2557, DOI 10.1109/IAS.1995.530628

[8]

SUH BS, 1994, IEEE IND ELEC, P651

[9]

Undeland T., 1984, IEEE PESC, P42

← 1 →