Unbalanced current latch sense amplifier for low-power high-speed PLD's

被引：0
作者：
Huang, HY [1 ]
Chu, YH [1 ]
机构：
[1] IND TECHNOL RES INST,COMP & COMMUN RES LABS,HSINCHU 310,TAIWAN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：193 / 196
页数：4
相关论文
共 50 条
[41]   Current sensing differential logic (CSDL) for low-power and high-speed systems [J].
Park, J ;
Lee, J ;
Kim, W .
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, :A129-A132
[42]   BANDWIDTH OPTIMIZATION OF A LOW-POWER, HIGH-SPEED CMOS CURRENT OP AMP [J].
BRUUN, E .
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1995, 7 (01) :11-19
[43]   CURRENT-MODE CYCLIC ADC FOR LOW-POWER AND HIGH-SPEED APPLICATIONS [J].
KIM, SW ;
KIM, SW .
ELECTRONICS LETTERS, 1991, 27 (10) :818-820
[44]   Design of FPGA's High-speed and Low-power Programmable Interconnect [J].
Chen, Weitong ;
Li, Lei ;
Lu, Peng ;
Lai, Jinmei .
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, :707-709
[45]   A High Speed Low Voltage Latch Type Sense Amplifier for Non-Volatile Memory [J].
Arora, Disha ;
Gundu, Anil K. ;
Hashmi, Mohammad S. .
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
[46]   A 20GHz variability-aware robust, high-speed and low-power MOS CML latch [J].
Lee, Minjae .
IEICE ELECTRONICS EXPRESS, 2012, 9 (14) :1214-1220
[47]   A dual-phase-controlled dynamic latched amplifier for high-speed and low-power DRAMs [J].
Fujisawa, H ;
Takahashi, T ;
Nakamura, M ;
Kajigaya, K .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1120-1126
[48]   High-Speed, Low-Power Bootstrapped Class-B Driver Amplifier for LCoS Applications [J].
Feng, Yingqi ;
Jiang, Yuwei ;
Yang, Chenghe ;
Wang, Hui ;
Tian, Li ;
Zhu, Yongxin ;
Li, Qiliang ;
Huang, Zunkai .
IEEE SENSORS LETTERS, 2025, 9 (02)
[49]   Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator [J].
Savani, Vijay ;
Devashrayee, N. M. .
MICROELECTRONICS JOURNAL, 2018, 74 :116-126
[50]   A high-speed low-power rail-to-rail buffer amplifier for LCD driver application [J].
Lu, Chih-Wen .
2007 SID INTERNATIONAL SYMPOSIUM, DIGEST OF TECHNICAL PAPERS, VOL XXXVIII, BOOKS I AND II, 2007, 38 :1640-1643
12345