A Semi-Digital Delay-Locked Loop with Infinite Phase Capture Range and Excellent Linearity

被引：0

作者：

Ding, Yi ^{[1
]}

Duan, Xi ^{[1
]}

Zang, Jiandong ^{[1
]}

Wan, Xianjie ^{[2
]}

Liu, Jun ^{[2
]}

Yang, Weidong ^{[2
]}

机构：

[1] Sichuan Inst Solid State Circuits, Chongqing, Peoples R China

[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing, Peoples R China

来源：

7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016 | 2016年

关键词：

semi-digital DLL; current interpolation; infinite phase capture range; high resolution;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a high linearity and high resolution semi-digital delay-locked loop (DLL) architecture using a multiphase generator and a phase rotator to get infinite phase capture range, in the meanwhile using current interpolation to obtain high linearity and high resolution. The multiphase generator generates quadrature clocks for the phase rotator instead of a delay line. Thus the phase capture range will change with the changing of input clock rate. An infinite phase capture range can be achieved. The current interpolation is used to eliminate the drawbacks of quadrature phase mixing. The results of simulation show that this semi digital DLL architecture exhibits 7 picosecond resolution and high linearity at 1.25GHz.

引用

页数：2

共 50 条

[21] All Digital Time-To-Digital Converter Using Single Delay-Locked Loop
Huang, Hong-Yi
Tsai, Yi-Jui
Ho, Kung-Liang
Lin, Chan-Yu
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 341 - 344
[22] A Wide-Range All-Digital Delay-Locked Loop in 65nm CMOS Technology
Chung, Ching-Che
Chang, Chia-Lin
2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), 2010, : 66 - 69
[23] A 250MHz-2GHz wide range delay-locked loop
Kim, BG
Kim, LS
PROCEEDINGS OF THE IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2004, : 139 - 142
[24] Spatial-phase-locked electron-beam lithography with a delay-locked loop
Goodberlet, J
Ferrera, J
Smith, HI
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2293 - 2297
[25] A wide frequency range delay-locked loop using multi-phase frequency detection technique
Lee, KY
IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (09) : 1900 - 1902
[26] An all-digital delay-locked loop for DDR SDRAM controller applications
Chung, Ching-Che
Chen, Pao-Lung
Lee, Chen-Yi
2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 199 - +
[27] A 2V clock synchronizer using digital delay-locked loop
Hwang, CS
Chung, WC
Wang, CY
Tsao, HW
Liu, SI
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 91 - 94
[28] A low power 100MHz all digital delay-locked loop
Kim, BS
Kim, LS
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1820 - 1823
[29] A wide-range delay-locked loop with a new lock-detect circuit
Ghaffari, A.
Abrishamifar, A.
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1168 - 1171
[30] A High-Resolution Wide-Range Dual-Loop Digital Delay-Locked Loop Using a Hybrid Search Algorithm
Han, Sangwoo
Kim, Jongsun
2012 IEEE ASIAN SOLID STATE CIRCUITS CONFERENCE (A-SSCC), 2012, : 293 - 296

← 1 2 3 4 5 →