A Semi-Digital Delay-Locked Loop with Infinite Phase Capture Range and Excellent Linearity

被引:0
|
作者
Ding, Yi [1 ]
Duan, Xi [1 ]
Zang, Jiandong [1 ]
Wan, Xianjie [2 ]
Liu, Jun [2 ]
Yang, Weidong [2 ]
机构
[1] Sichuan Inst Solid State Circuits, Chongqing, Peoples R China
[2] Sci & Technol Analog Integrated Circuit Lab, Chongqing, Peoples R China
关键词
semi-digital DLL; current interpolation; infinite phase capture range; high resolution;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a high linearity and high resolution semi-digital delay-locked loop (DLL) architecture using a multiphase generator and a phase rotator to get infinite phase capture range, in the meanwhile using current interpolation to obtain high linearity and high resolution. The multiphase generator generates quadrature clocks for the phase rotator instead of a delay line. Thus the phase capture range will change with the changing of input clock rate. An infinite phase capture range can be achieved. The current interpolation is used to eliminate the drawbacks of quadrature phase mixing. The results of simulation show that this semi digital DLL architecture exhibits 7 picosecond resolution and high linearity at 1.25GHz.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] 1-GHz portable digital delay-locked loop with infinite phase capture ranges
    Minami, Koichiro
    Mizuno, Masayuki
    Yamaguchi, Hiroshi
    Nakano, Toshihiko
    Matsushima, Yusuke
    Sumi, Yoshikazu
    Sato, Takanori
    Yamashida, Hisashi
    Yamashina, Masakazu
    IEICE Transactions on Electronics, 2001, (02) : 220 - 228
  • [2] A 1-GHz portable digital delay-locked loop with infinite phase capture ranges
    Minami, K
    Mizuno, M
    Yamaguchi, H
    Nakano, T
    Matsushima, Y
    Sumi, Y
    Sato, T
    Yamashida, H
    Yamashina, M
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (02): : 220 - 228
  • [3] A semi-digital delay-locked loop using an analog-based finite state machine
    Rhee, W
    Parker, B
    Friedman, D
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2004, 51 (11) : 635 - 639
  • [4] A semi-digital delay locked loop for clock skew minimization
    Park, J
    Koo, Y
    Kim, W
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 584 - 588
  • [5] A Delay-Locked Loop with Digital Background Calibration
    Lin, Wei-Ming
    Teng, Kuang-Fu
    Liu, Shen-Iuan
    2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 317 - 320
  • [6] Hybrid DPWM with digital delay-locked loop
    Yousefzadeh, Vahid
    Takayama, Toru
    Maksimovic, Dragan
    PROCEEDINGS OF THE 2006 IEEE WORKSHOP ON COMPUTERS IN POWER ELECTRONICS, 2006, : 142 - +
  • [7] An infinite phase shift delay-locked loop with voltage-controlled sawtooth delay line
    Chen, Chao-Chyun
    Liu, Shen-Iuan
    2007 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 448 - 451
  • [8] An Infinite Phase Shift Delay-Locked Loop With Voltage-Controlled Sawtooth Delay Line
    Chen, Chao-Chyun
    Liu, Shen-Iuan
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2413 - 2421
  • [9] A Fast-lock Digital Delay-Locked Loop Controller
    Ye, Bo
    Li, Tianwang
    Han, Xingcheng
    Luo, Min
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 809 - +
  • [10] Design of Delay-Locked Loop for Wide Frequency Locking Range
    Chen, Hsun-Hsiang
    Wong, Zih-Hsiang
    Chen, Shen-Li
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305