Hardware implementation of neural network with Sigmoidal activation functions using CORDIC

被引:55
作者
Tiwari, Vipin [1 ]
Khare, Nilay [1 ]
机构
[1] MANIT, Dept Comp Sci & Engn, Bhopal, India
关键词
CORDIC; Field Programmable Gate Array (FPGA); Hardware; Neural network; FPGA IMPLEMENTATION; IDENTIFICATION; SYSTEMS;
D O I
10.1016/j.micpro.2015.05.012
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Activation function is the most important function in neural network processing. In this article, the field-programmable gate array (FPGA)-based hardware implementation of a multilayer feed-forward neural network, with a log sigmoid activation function and a tangent sigmoid (hyperbolic tangent) activation function has been presented, with more accuracy than any other previous implementation of a neural network with the same activation function. Accuracy is enhanced through the implementation of both the sigmoidal functions using COordinate Rotation Digital Computer (CORDIC) algorithm. The CORDIC algorithm is a simple and effective method for calculation of the trigonometric and hyperbolic functions. Simulations and experiments have been performed on the ISim simulation engine of the Xilinx Framework, using the Very High Speed Integrated Circuit Hardware Description Language (VHDL) as the programming language. The results show accuracy for a 32-bit and 64-bit input/output, compromising with speed. (C) 2015 Elsevier B.V. All rights reserved.
引用
收藏
页码:373 / 381
页数:9
相关论文
共 30 条
[1]  
Andraka Ray., A Survey of CORDIC algorithms for FPGA based computers
[2]  
[Anonymous], ALRORITHMS ACCURACY
[3]   FPGA implementation of a systems identification module based upon Hopfield networks [J].
Atencia, Miguel ;
Boumeridja, Hafida ;
Joya, Gonzalo ;
Garcia-Lagos, Francisco ;
Sandoval, Francisco .
NEUROCOMPUTING, 2007, 70 (16-18) :2828-2835
[4]  
Ayala JL, 2002, IEEE MIDW S CIRC SYS
[5]  
Baptista Dario, 2013, NEURAL COMPUT APPL
[6]  
Baptista Dario, 2012, IMPLEMENTATION DIFFE
[7]   Neural identification of dynamic systems on FPGA with improved PSO learning [J].
Cavuslu, Mehmet Ali ;
Karakuzu, Cihan ;
Karakaya, Fuat .
APPLIED SOFT COMPUTING, 2012, 12 (09) :2707-2718
[8]   Efficient Sigmoid Function for Neural Networks Based FPGA Design [J].
Chen, Xi ;
Wang, Gaofeng ;
Zhou, Wei ;
Chang, Sheng ;
Sun, Shilei .
INTELLIGENT COMPUTING, PART I: INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING, ICIC 2006, PART I, 2006, 4113 :672-677
[9]   Effects of multiplier output offsets on on-chip learning for analog neuro-chips [J].
Choi, YK ;
Ahn, KH ;
Lee, SY .
NEURAL PROCESSING LETTERS, 1996, 4 (01) :1-8
[10]   A high bit resolution FPGA implementation of a FNN with a new algorithm for the activation function [J].
Ferreira, Pedro ;
Ribeiro, Pedro ;
Antunes, Ana ;
Dias, Fernando Morgado .
NEUROCOMPUTING, 2007, 71 (1-3) :71-77