Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
来源
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE | 2019年 / 96卷
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [41] Energy-efficient design in wireless OFDMA
    Miao, Guowang
    Himayat, Nageen
    Li, Ye
    Bormann, David
    2008 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS, VOLS 1-13, 2008, : 3307 - 3312
  • [42] AutoRelax: HW-SW Co-Optimization for Efficient SpGEMM Operations With Automated Relaxation in Deep Learning
    Park, Sehun
    Kim, Jae-Joon
    Kung, Jaeha
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (03) : 1428 - 1442
  • [43] Design process for energy-efficient residential buildings
    Bradic, Haris
    GRADEVINAR, 2013, 65 (08): : 753 - 765
  • [44] Energy-efficient design for sustainable housing development
    Roufechaei, Kamand M.
    Abu Bakar, Abu Hassan
    Tabassi, Amin Akhavan
    JOURNAL OF CLEANER PRODUCTION, 2014, 65 : 380 - 388
  • [45] On the design of energy-efficient hardware transactional memorysystems
    Gaona, E.
    Titos, R.
    Fernandez, J.
    Acacio, M. E.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (06) : 862 - 880
  • [46] On how to design smart energy-efficient buildings
    Sciuto, Donatella
    Nacci, Alessandro A.
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC 2014), 2014, : 205 - 208
  • [47] Exploiting Temporal-Unrolled Parallelism for Energy-Efficient SNN Acceleration
    Liu, Fangxin
    Wang, Zongwu
    Zhao, Wenbo
    Yang, Ning
    Chen, Yongbiao
    Huang, Shiyuan
    Li, Haomin
    Yang, Tao
    Pei, Songwen
    Liang, Xiaoyao
    Jiang, Li
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 35 (10) : 1749 - 1764
  • [48] Architecture and Application Co-Design for Beyond-FPGA Reconfigurable Acceleration Devices
    Boutros, Andrew
    Nurvitadhi, Eriko
    Betz, Vaughn
    IEEE ACCESS, 2022, 10 : 95067 - 95082
  • [49] HW/SW co-reuse methodology based on design refinement templates in UML diagrams
    Fujita, Masahiro
    Matsumoto, Takeshi
    Yoshida, Hiroaki
    ICSOFT 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON SOFTWARE AND DATA TECHNOLOGIES, VOL SE/GSDCA/MUSE, 2008, : 240 - 245
  • [50] Energy-Efficient Design for Massive MIMO With Hardware Impairments
    Liu, Zhihui
    Lee, Chia-Han
    Xu, Wenjun
    Li, Shengyu
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2021, 20 (02) : 843 - 857