Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
|
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
来源
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE | 2019年 / 96卷
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [31] An abstraction and optimization approach using HW/SW co-design techniques to get power aware smart card solutions
    Neffe, U
    Rothbart, K
    Steger, C
    Weiss, R
    Rieger, E
    Muehlberger, A
    ESA '05: Proceedings of the 2005 International Conference on Embedded Systems and Applications, 2005, : 137 - 143
  • [32] iTuCoMe: HCDFG-based incremental tuning HW/SW co-design methodology for multi-level exploration
    Wang, HL
    Bian, JN
    Wu, Q
    Wang, YF
    PROCEEDINGS OF THE NINTH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2005, : 978 - 983
  • [33] Real Time High Precision Harmonic Analysis of Signals in Power Systems Using HW/SW Co-Design Methodology on FPGAs
    Anjum, Etsam
    Khan, Fahad A.
    Khan, Zubair A.
    2012 15TH INTERNATIONAL MULTITOPIC CONFERENCE (INMIC), 2012, : 149 - 154
  • [34] Energy-efficient acceleration of convolutional neural networks using computation reuse
    Ghanbari, Azam
    Modarressi, Mehdi
    JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 126
  • [35] Deep Learning-Based Energy-Efficient Spacing Policy and Platooning Control Co-Design for Connected and Automated Vehicles on Inclined Roads
    Zhang, Hanwen
    Chen, Jicheng
    Zhu, Chaojie
    Zhang, Hui
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 2024, 73 (10) : 14486 - 14498
  • [36] Adaptive Image Interpolation Algorithm and Acceleration Engine Co-Design
    Yan X.
    Ding S.
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2023, 45 (09): : 3284 - 3294
  • [37] An Efficient HW/SW Design for Text Extraction from Complex Color Image
    Ben Atitallah, Mohamed Amin
    Kachouri, Rostom
    Ben Atitallah, Ahmed
    Mnif, Hassene
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 71 (03): : 5963 - 5977
  • [38] Convolutional neural network acceleration with hardware/software co-design
    Chen, Andrew Tzer-Yeu
    Biglari-Abhari, Morteza
    Wang, Kevin I-Kai
    Bouzerdoum, Abdesselam
    Tivive, Fok Hing Chi
    APPLIED INTELLIGENCE, 2018, 48 (05) : 1288 - 1301
  • [39] Convolutional neural network acceleration with hardware/software co-design
    Andrew Tzer-Yeu Chen
    Morteza Biglari-Abhari
    Kevin I-Kai Wang
    Abdesselam Bouzerdoum
    Fok Hing Chi Tivive
    Applied Intelligence, 2018, 48 : 1288 - 1301
  • [40] Software-Hardware Co-design for Video Coding Acceleration
    Niu, Xinwei
    Galarza, Luis
    Gao, Ying
    Fan, Jeffrey
    2012 44TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY (SSST), 2012, : 57 - 60