Energy-efficient crypto acceleration with HW/SW co-design for HTTPS

被引:2
|
作者
Xiao, Chunhua [1 ]
Zhang, Lei [1 ]
Liu, Weichen [2 ]
Bergmann, Neil [3 ]
Xie, Yuhua [1 ]
机构
[1] Chongqing Univ, Sch Comp Sci, Chongqing, Peoples R China
[2] Nanyang Technol Univ, Sch Comp Sci & Engn, Singapore, Singapore
[3] Univ Queensland, Sch Informat Technol & Elect Engn, Brisbane, Qld, Australia
来源
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE | 2019年 / 96卷
基金
中国国家自然科学基金;
关键词
Energy efficiency; HW/SW co-design; Hardware acceleration; HTTPS; OpenSSL;
D O I
10.1016/j.future.2019.02.023
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Entering the Big Data era leads to the rapid development of web applications which provide highperformance sensitive access on large cloud data centers. HTTPS has been widely deployed as an extension of HTTP by adding an encryption layer of SSL/TLS protocol for secure communication over the Internet. To accelerate the complex crypto computation, specific acceleration instruction set and hardware accelerator are adopted. However, energy consumption has been ignored in the rush for performance. Actually, energy efficiency has become a challenge with the increasing demands for performance and energy saving in data centers. In this paper, we present the EECA, an Energy-Efficient Crypto Acceleration system for HTTPS with OpenSSL. It provides high energy-efficient encryption through HW/SW co-design. The essential idea is to make full use of system resource to exert the superiorities of different crypto acceleration approaches for an energy-efficient design. Experimental results show that, if only do crypto computations with typical encryption algorithm AES-256-CBC, the proposed EECA could get up to 1637.13%, 84.82%, and 966.23% PPW (Performance per Watt) improvement comparing with original software encryption, instruction set acceleration and hardware accelerator, respectively. If considering the whole working flow for end-to-end secure HTTPS based on OpenSSL with cipher suite ECDHE-RSA-AES256-SHA384, EECA could also improve the energy efficiency by up to 422.26%, 40.14% and 96.05% comparing with the original Web server using software, instruction set and hardware accelerators, respectively. (C) 2019 Elsevier B.V. All rights reserved.
引用
收藏
页码:336 / 347
页数:12
相关论文
共 50 条
  • [21] Sensing, Communication, and Control Co-Design for Energy-Efficient UAV-Aided Data Collection
    Liang, Tianhao
    Zhang, Tingting
    Cao, Bin
    Zhang, Qinyu
    IEEE WIRELESS COMMUNICATIONS LETTERS, 2024, 13 (10) : 2852 - 2856
  • [22] A HW/SW Co-designed Heterogeneous Multi-core Virtual Machine for Energy-Efficient General Purpose Computing
    Wu, Youfeng
    Hu, Shiliang
    Borin, Edson
    Wang, Cheng
    2011 9TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2011, : 236 - 245
  • [23] HW/SW Co-Design Framework for Mixed-Criticality Embedded Systems considering Xtratum-based SW Partitions
    Muttillo, Vittoriano
    Pomante, Luigi
    Balbastre, Patricia
    Simo, Jose
    Crespo, Alfons
    2019 22ND EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2019, : 554 - 561
  • [24] HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology
    Muttillo, Vittoriano
    Valente, Giacomo
    Ciambrone, Daniele
    Stoico, Vincenzo
    Pomante, Luigi
    PROCEEDINGS OF THE RAPIDO'18 WORKSHOP HIPEAC'18 CONFERENCE, 2015,
  • [25] Learning-Enabled Network-Control Co-Design for Energy-Efficient Industrial Internet of Things
    Moon, Sihoon
    Lee, Sanghoon
    Jeon, Wonhong
    Park, Kyung-Joon
    IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2024, 21 (02): : 1478 - 1489
  • [26] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Vishnu P. Nambiar
    Sathivellu Balakrishnan
    Mohamed Khalil-Hani
    M. N. Marsono
    Computing, 2013, 95 : 863 - 896
  • [27] Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC
    Kortli, Yassin
    Gabsi, Souhir
    Jridi, Maher
    Alfalou, Ayman
    Atri, Mohamed
    INTEGRATION-THE VLSI JOURNAL, 2022, 82 : 78 - 88
  • [28] HW/SW co-design of reconfigurable hardware-based genetic algorithm in FPGAs applicable to a variety of problems
    Nambiar, Vishnu P.
    Balakrishnan, Sathivellu
    Khalil-Hani, Mohamed
    Marsono, M. N.
    COMPUTING, 2013, 95 (09) : 863 - 896
  • [29] A flexible and high-reliable HW/SW co-design method for real-time embedded systems
    Kitani, T
    Takamoto, Y
    Yasumoto, K
    Nakata, A
    Higashino, T
    25TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2004, : 437 - 446
  • [30] HLS-based HW/SW Co-design and Hybrid HLS-RTL Design for Post-Quantum Cryptosystem
    Lee, Chang-Hyeon
    Lee, Jae-Hyeok
    Jung, Haesung
    Lee, Hanyoung
    Lee, Hanho
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2024, 24 (03) : 191 - 198