Radiation Hardened Pulsed-Latches in 65-nm CMOS

被引：0
|
作者：
Shah, Jaspal Singh [1 ]
Sachdev, Manoj [1 ]
机构：
[1] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada
来源：
2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE) | 2016年
关键词：
Flip-flop; soft error; neutron; latch; CMOS; hardened by design (HBD); SRAM; pulsed-latch; Single Event Upset (SEU); soft-error rate (SER); FLIP-FLOPS; PERFORMANCE;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents soft error robust pulsed latches based on popular hardened cells. Additional circuit techniques are incorporated to improve double node upset. Simulation results show a 4x improvement for double node upset in the critical charge for the presented latches compared to the reported hardened latches.
引用
收藏
页数：4
相关论文
共 50 条
  • [31] An SEU-Resilient SRAM Bitcell in 65-nm CMOS Technology
    Chen, Qingyu
    Wang, Haibin
    Chen, Li
    Li, Lixiang
    Zhao, Xing
    Liu, Rui
    Chen, Mo
    Li, Xuantian
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (03): : 385 - 391
  • [32] A 14-91 GHz Distributed Amplifier in 65-nm CMOS
    Hsu, Ching-Min
    Wang, Yunshan
    Wang, Huei
    2020 IEEE ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), 2020, : 1009 - 1011
  • [33] A Mirrored Current-conveyor Transimpedance Amplifier in 65-nm CMOS
    Yoon, Daseul
    Joo, Ji-Eun
    Park, Sung Min
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (06) : 526 - 532
  • [34] A Fast Settling Phase Modulator for Outphasing Transmitters in 65-nm CMOS
    Yahalom, Gilad
    Dawson, Joel L.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (09) : 2048 - 2058
  • [35] High-performance CMOS variability in the 65-nm regime and beyond
    Bernstein, K.
    Frank, D. J.
    Gattiker, A. E.
    Haensch, W.
    Ji, B. L.
    Nassif, S. R.
    Nowak, E. J.
    Pearson, D. J.
    Rohrer, N. J.
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) : 433 - 449
  • [36] High-performance CMOS variability in the 65-nm regime and beyond
    Bernstein, Kerry
    Frank, David J.
    Gattiker, Anne E.
    Haensch, Wilfried
    Ji, Brian L.
    Nassif, Sani R.
    Nowak, Edward J.
    Pearson, Dale J.
    Rohrer, Norman J.
    IBM Journal of Research and Development, 2006, 50 (4-5): : 433 - 449
  • [37] A 300-GHz Fundamental Oscillator in 65-nm CMOS Technology
    Razavi, Behzad
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (04) : 894 - 903
  • [38] A digitally controlled 2.4-GHz oscillator in 65-nm CMOS
    Xu, Liangge
    Lindfors, Saska
    Stadius, Kari
    Ryynanen, Jussi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 35 - 42
  • [39] A digitally controlled 2.4-GHz oscillator in 65-nm CMOS
    Liangge Xu
    Saska Lindfors
    Kari Stadius
    Jussi Ryynänen
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 35 - 42
  • [40] Via-Switch FPGA: 65-nm CMOS Implementation and Evaluation
    Bai, Xu
    Banno, Naoki
    Miyamura, Makoto
    Nebashi, Ryusuke
    Okamoto, Koichiro
    Numata, Hideaki
    Iguchi, Noriyuki
    Hashimoto, Masanori
    Sugibayashi, Tadahiko
    Sakamoto, Toshitsugu
    Tada, Munehiro
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (07) : 2250 - 2262
12345