共 8 条
[2]
TIME INTERLEAVED CONVERTER ARRAYS
[J].
IEEE JOURNAL OF SOLID-STATE CIRCUITS,
1980, 15 (06)
:1022-1029
[3]
A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADC's
[J].
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING,
2000, 47 (07)
:603-613
[5]
Kurosawa N, 2002, IEICE T FUND ELECTR, VE85A, P749
[6]
Kurosawa N., 2001, IEEE T CIRCUITS SY 1, V48
[7]
Poulton K, 2002, IEEE INT SOL STAT CI, V2, P126
[8]
Velazquez S. R., 1994, Proceedings of the IEEE-SP International Symposium on Time-Frequency and Time-Scale Analysis (Cat. No.94TH8007), P116, DOI 10.1109/TFSA.1994.467350