Improved bi-equiripple variable fractional-delay filters

被引：16

作者：

Deng, Tian-Bo ^{[1
]}

Qin, Wei ^{[2
]}

机构：

[1] Toho Univ, Dept Informat Sci, Fac Sci, Chiba 2748510, Japan

[2] Dalian Polytech Univ, Dalian, Peoples R China

来源：

SIGNAL PROCESSING | 2014年 / 94卷

关键词：

Variable fractional-delay (VFD); Variable frequency response (VFR); Second-order-cone (SOC) constraint; Bi-equiripple; LEAST-SQUARES METHOD; DIGITAL-FILTERS; FIR FILTERS; DESIGN;

D O I：

10.1016/j.sigpro.2013.07.004

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a bi-minimax method for designing an odd-order variable fractional-delay (VFD) finite-impulse-response (FIR) digital filter such that both the peak errors of its variable frequency response (VFR) and VFD response can be simultaneously suppressed. The bi-minimax design iteratively minimizes a mixed error function involving both the VFR-peak-error and VFD-peak-error subject to the second-order-cone (SOC) constraints on the VFR errors and linear-programming (LP) constraints on the VFD errors. As compared with the existing SOC-based minimax design that minimizes the VFR-peak-error only, this odd-order bi-minimax design suppresses the VFD-peak-error and flattens both the VFR errors and VFD errors simultaneously. Consequently, both the two errors are made nearly equi-ripple (bi-equiripple). An example is given for showing the simultaneous suppression of the two kinds of peak errors and verifying the effectiveness of the odd-order bi-minimax design approach. (C) 2013 Elsevier B.V. An rights reserved.

引用

页码：300 / 307

页数：8

共 17 条

[1] Design of Allpass Variable Fractional Delay Filter [J].

Dam, Hai Huyen .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (12) :6240-6244

[2]

Deng T. B., 2012, P 2012 IEEE INT S CI

[3] Noniterative WLS design of allpass variable fractional-delay digital filters [J].

Deng, TB .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (02) :358-371

[4] Closed-form design and efficient implementation of variable digital filters with simultaneously tunable magnitude and fractional delay [J].

Deng, TB .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (06) :1668-1681

[5] Discretization-free design of variable fractional-delay FIR digital filters [J].

Deng, TB .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (06) :637-644

[6] SVD-based design and new structures for variable fractional-delay digital filters [J].

Deng, TB ;

Nakagawa, Y .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (09) :2513-2527

[7] Symmetric structures for odd-order maximally flat and weighted-least-squares variable fractional-delay filters [J].

Deng, Tian-Bo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (12) :2718-2732

[8] Weighted-least-squares design of variable fractional-delay FIR filters using coefficient symmetry [J].

Deng, Tian-Bo ;

Lian, Yong .

IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (08) :3023-3038

[9] Minimax Design of Low-Complexity Even-Order Variable Fractional-Delay Filters Using Second-Order Cone Programming [J].

Deng, Tian-Bo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) :692-696

[10] Closed-Form Mixed Design of High-Accuracy All-Pass Variable Fractional-Delay Digital Filters [J].

Deng, Tian-Bo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (05) :1008-1019

← 1 2 →