High-speed FPGA Implementation of an Improved LMS Algorithm

被引：0
作者：
Dong, Xianglei [1 ]
Li, Huiyong [1 ]
Wang, Yu [1 ]
机构：
[1] Univ Elect Sci & Technol China, Sch Elect Engn, Chengdu 610054, Sichuan, Peoples R China
来源：
2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL PROBLEM-SOLVING (ICCP) | 2013年
关键词：
FPGA; adaptive filtering; PDLMS; parallel processing;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The FPGA implementation of a new parallel processing method is studied by introducing the parallel processing method into the delayed least mean square (DLMS) algorithm. The parallel delayed least mean square (PDLMS) algorithm has the faster data throughput and higher convergence rate than the DLMS algorithm. In this paper, the hardware implementation of PDLMS is realized by hardware description language, while the simulation structure is presented. The results show that the PDLMS algorithm has certain superiority according to DLMS.
引用
收藏
页码：342 / 345
页数：4
相关论文
共 50 条
  • [1] An Improved High-speed Canny Edge Detection Algorithm and Its Implementation on FPGA
    Peng, Fangxin
    Lu, Xiaofeng
    Lu, Hengli
    Shen, Sumin
    FOURTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2011): COMPUTER VISION AND IMAGE ANALYSIS: PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2012, 8350
  • [2] High-speed color sorting algorithm based on FPGA implementation
    Chen, Paining
    Gao, Mingyu
    Huang, Jiye
    Yang, Yuxiang
    Zeng, Yu
    2018 IEEE 27TH INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2018, : 235 - 239
  • [3] High-speed FPGA implementation of secure hash algorithm for IPSec and VPN applications
    Kakarountas, Athanasios P.
    Michail, Haralambos
    Milidonis, Athanasios
    Goutis, Costas E.
    Theodoridis, George
    JOURNAL OF SUPERCOMPUTING, 2006, 37 (02) : 179 - 195
  • [4] High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications
    Athanasios P. Kakarountas
    Haralambos Michail
    Athanasios Milidonis
    Costas E. Goutis
    George Theodoridis
    The Journal of Supercomputing, 2006, 37 : 179 - 195
  • [5] High-speed image feature detection using FPGA implementation of fast algorithm
    Kraft, Marek
    Schmidt, Adam
    Kasinski, Andrzej
    VISAPP 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON COMPUTER VISION THEORY AND APPLICATIONS, VOL 1, 2008, : 174 - 179
  • [6] Design and Implementation of LMS Adaptive Filter Algorithm Based on FPGA
    Cai, Guanghui
    Liang, Chuan
    Yang, Jun
    Li, Hongye
    2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 383 - 385
  • [7] High-Speed FPGA Implementation for DWT of Lifting Scheme
    Wang, Wei
    Du, Zhiyun
    Zeng, Yong
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2096 - 2099
  • [8] The high-speed implementation of direction-of-arrival estimation algorithm
    Hao, C
    Ping, W
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 922 - 925
  • [9] Implementation of LMS Adaptive Filter Algorithm based on FPGA
    Gohn, Andrew
    Kim, Joonwan
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 207 - 210
  • [10] Implementation of high-speed fixed-point dividers on FPGA
    Sorokin, Nikolay
    JOURNAL OF COMPUTER SCIENCE & TECHNOLOGY, 2006, 6 (01): : 8 - 11
12345