A two dimensional analytical model study of the performance of junctionless trial-material cylindrical surrounding-gate MOSFET

被引:0
作者
Fairouz, Lagraf [1 ,2 ]
Djamil, Rechem [1 ,3 ]
Kamel, Guergouri [1 ,2 ]
Aicha, Khial [1 ,2 ]
机构
[1] Univ Larbi Ben MhidiOum El Bouaghi, Lab Act Components & Mat, Oum El Bouaghi, Algeria
[2] Univ LarbiBen MHidi, Dept Mat Sci, Fac Exact Sci & Sci Nat & Life, Oum El Bouaghi, Algeria
[3] Univ Larbi Ben Mhidi Oum El Bouaghi, Dept Elect Engn, Fac Sci & Appl Sci, Oum El Bouaghi, Algeria
来源
2016 39TH INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS) | 2016年
关键词
Surrounding-gate MOSFET; Trial-material gate; Junctionless transistor; Short channel effects; TRANSISTORS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new junctionless trial-material cylindrical surrounding gate-MOSFET (JLTMCSG-MOSFET) has been investigated to improve carrier transport efficiency. Therefore, it is expected that the short channel effects are reduced. An analytical model has been used; it is based on an approximated solution of two-dimensional Poisson's equation. The device performance is studied in terms of subthreshold current, surface potential, electrical field, drain induced barrier lowering (DIBL) and subthreshold slope (SS). The accuracy of the analytical model was verified using numerical simulation MEDICI. A good agreement was obtained.
引用
收藏
页码:195 / 198
页数:4
相关论文
共 12 条
[1]   Investigation of the novel attributes of a carbon nanotube FET with high-κ gate dielectrics [J].
Arefinia, Zahra ;
Orouji, Ali A. .
PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2008, 40 (10) :3068-3071
[2]   A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs [J].
Chiang, T. K. .
SOLID-STATE ELECTRONICS, 2009, 53 (05) :490-496
[3]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/nnano.2010.15, 10.1038/NNANO.2010.15]
[4]   Multiple-gate SOI MOSFETs [J].
Colinge, JP .
SOLID-STATE ELECTRONICS, 2004, 48 (06) :897-905
[5]  
Cong L., 2014, CHINESE PHYS B, V23
[6]  
Cong L., 2011, J SEMICONDUCTORS, V32
[7]   Junctionless Multiple-Gate Transistors for Analog Applications [J].
Doria, Rodrigo Trevisoli ;
Pavanello, Marcelo Antonio ;
Trevisoli, Renan Doria ;
de Souza, Michelly ;
Lee, Chi-Woo ;
Ferain, Isabelle ;
Akhavan, Nima Dehdashti ;
Yan, Ran ;
Razavi, Pedram ;
Yu, Ran ;
Kranti, Abhinav ;
Colinge, Jean-Pierre .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) :2511-2519
[8]  
Hailiang Z., 2009, IEEE NANO 2009 9 IEE
[9]   Modeling of nanoscale gate-all-around MOSFETs [J].
Jiménez, D ;
Sáenz, JJ ;
Iñíguez, B ;
Suñé, J ;
Marsal, LF ;
Pallarès, J .
IEEE ELECTRON DEVICE LETTERS, 2004, 25 (05) :314-316
[10]   Double gate-MOSFET subthreshold circuit for ultralow power applications [J].
Kim, JJ ;
Roy, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1468-1474