FinFET Based 4-BIT Input XOR/XNOR Logic Circuit

被引:0
作者
Musala, Sarada [1 ]
Srinivasulu, Avireni [1 ]
机构
[1] VFSTR Univ, Vignans Univ, Dept Elect & Commun Engn, Guntur 522213, AP, India
来源
2016 21ST INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE) | 2016年
关键词
Driving capability; 4-BIT input XOR logic; 4-BIT input XNOR logic; Full Swing; Low Power; Pass Transistor Logic (PTL); FinFET; PERFORMANCE;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper a structure for direct 4-BIT XOR/XNOR logic cell is proposed. This structure is proposed using pass transistor logic with FinFETs. This structure has less delay for the reason that its critical path consists of a minimum number of transistors. The basic advantage of this circuit is their symmetry in the logic. This design has a full voltage swing at the outputs and hence it has the good driving capability. The proposed design produces perfect outputs, even at low voltages and at high frequencies with the lesser transistor count. The proposed design is simulated using Cadence 20 nm FinFET technology at various supply voltages assorting from +0.6 V to +0.9 V. The simulation results illustrate that the proposed design has less delay and as well as less power consumption.
引用
收藏
页码:219 / 222
页数:4
相关论文
共 26 条
[1]  
Abay TY, 2015, IEEE ENG MED BIO, P861, DOI 10.1109/EMBC.2015.7318498
[2]   A 0.8V 0.23nW 1.5 ns Full-Swing Pass-Transistor XOR Gate in 130nm CMOS [J].
Ahmad, Nabihah ;
Hasan, Rezaul .
ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
[3]  
Akbari M., 2015, 2015 11th Conference on Lasers and Electro-Optics Pacific Rim (CLEO-PR). Proceedings, P1, DOI 10.1109/CLEOPR.2015.7376152
[4]  
Chaithanya M. K., 2014, P IEEE INT C DEV CIR, DOI [10.1109/ICDCCom.2014.7024700, DOI 10.1109/ICDCCOM.2014.7024700]
[5]  
Chaithanya M. K., 2014, INT J MULTIMEDIA UBI, V9, P25, DOI DOI 10.14257/ijmue.2014.9.8.03
[6]  
Elgamel M., 2003, P ACM GREAT LAKES S, P285
[7]  
Geol S., 2006, IEEE T CIRCUITS SY 1, V53
[8]   LOW-POWER DESIGN TECHNIQUES FOR HIGH-PERFORMANCE CMOS ADDERS [J].
KO, UM ;
BALSARA, PT ;
LEE, W .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) :327-333
[9]   Vital sign normalisation for improving performance of multi-parameter patient monitors [J].
Kumar, C. S. ;
Ramachandran, K. I. ;
Kumar, A. A. .
ELECTRONICS LETTERS, 2015, 51 (25) :2089-2090
[10]  
Kumar R., 2011, Proceedings of the 2011 World Congress on Information and Communication Technologies (WICT), P667, DOI 10.1109/WICT.2011.6141325