A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges

被引:9
作者
Suddapalli, Subba Rao [1 ]
Nistala, Bheema Rao [1 ]
机构
[1] NIT Warangal, Dept ECE, Warangal 506004, Telangana, India
关键词
Center potential; Hot-carrier effects; Natural length; Short-channel effects; Strained Si; Threshold voltage; SILICON;
D O I
10.1007/s10825-019-01377-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analytical center-potential-based threshold voltage model is developed for a symmetrical graded-channel dual-material double-gate strained-Si metal-oxide-semiconductor field-effect transistor (MOSFET) with interface charges by solving the two-dimensional (2-D) Poisson equation with suitable boundary conditions. The potential distribution of the device is determined by using the parabolic approximation method along the y-axis. This paper focuses mainly on the center-potential-based natural length to estimate the exact short-channel behavior of the device. Here, the leakage path is formed at the center rather than the surface of the channel. The proposed model is used to investigate the effects of different device parameters such as the strain in the Si channel, the channel length, and the thicknesses of the gate oxide and strained Si by performing extensive analysis on the center potential, threshold voltage, subthreshold swing, and short-channel effects. Considering its significance in the nanoscale regime, the hot-carrier-induced device degradation is also investigated. The proposed model is validated against numerical results obtained from technology computer-aided design (TCAD) simulations.
引用
收藏
页码:1173 / 1181
页数:9
相关论文
共 27 条
[1]   A review of hot-carrier degradation mechanisms in MOSFETs [J].
Acovic, A ;
LaRosa, G ;
Sun, YC .
MICROELECTRONICS AND RELIABILITY, 1996, 36 (7-8) :845-869
[2]  
[Anonymous], IEDM
[3]  
[Anonymous], 2018, GUID SENT DEV US
[4]   A pseudo two-dimensional subthreshold surface potential model for dual-material gate MOSFETs [J].
Baishya, S. ;
Mallik, A. ;
Sarkar, C. K. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) :2520-2525
[5]   3-D analytical modeling of high-k gate stack dual-material tri-gate strained silicon-on-nothing MOSFET with dual-material bottom gate for suppressing short channel effects [J].
Banerjee, Pritha ;
Sarkar, Subir Kumar .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) :631-639
[6]  
Colinge JP, 2008, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-71752-4_1
[7]   Fabrication of ultra-thin strained silicon on insulator [J].
Drake, TS ;
Ní Chléirigh, C ;
Lee, ML ;
Pitera, AJ ;
Fitzgerald, EA ;
Antoniadis, DA ;
Anjum, DH ;
Li, J ;
Hull, R ;
Klymko, N ;
Hoyt, JL .
JOURNAL OF ELECTRONIC MATERIALS, 2003, 32 (09) :972-975
[8]   Analytical threshold voltage modeling of ion-implanted strained-Si double-material double-gate (DMDG) MOSFETs [J].
Goel, E. ;
Singh, B. ;
Kumar, S. ;
Singh, K. ;
Jit, S. .
INDIAN JOURNAL OF PHYSICS, 2017, 91 (04) :383-390
[9]   2-D Analytical Modeling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs [J].
Goel, Ekta ;
Kumar, Sanjay ;
Singh, Kunal ;
Singh, Balraj ;
Kumar, Mirgender ;
Jit, Satyabrata .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (03) :966-973
[10]   An analytical threshold voltage model of NMOSFETs with hot-carrier induced interface charge effect [J].
Ho, CS ;
Huang, KY ;
Tang, M ;
Liou, JJ .
MICROELECTRONICS RELIABILITY, 2005, 45 (7-8) :1144-1149