Peak-Power Aware Life-Time Reliability Improvement in Fault-Tolerant Mixed-Criticality Systems

被引:4
作者
Navardi, Mozhgan [1 ]
Ranjbar, Behnaz [1 ,2 ]
Rohbani, Nezam [3 ]
Ejlali, Alireza [1 ]
Kumar, Akash [2 ]
机构
[1] Sharif Univ Technol, Dept Comp Engn, Tehran 1136511155, Iran
[2] Tech Univ Dresden, CFAED, D-01062 Dresden, Germany
[3] Inst Res Fundamental Sci, Sch Comp Sci, Tehran 1136511155, Iran
来源
IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS | 2022年 / 3卷
关键词
Mixed-critically embedded systems; life-time reliability; peak power management; fault-tolerance; multi-core processor; MANAGEMENT; SCHEDULER;
D O I
10.1109/OJCAS.2022.3207598
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mixed-Criticality Systems (MCSs) include tasks with multiple levels of criticality and different modes of operation. These systems bring benefits such as energy and resource saving while ensuring safe operation. However, management of available resources in order to achieve high utilization, low power consumption, and required reliability level is challenging in MCSs. In many cases, there is a trade-off between these goals. For instance, although using fault-tolerance techniques, such as replication, leads to improving the timing reliability, it increases power consumption and can threaten life-time reliability. In this work, we introduce an approach named Life-time Peak Power management in Mixed-Criticality systems (LPP-MC) to guarantee reliability, along with peak power reduction. This approach maps the tasks using a novel metric called Reliability-Power Metric (RPM). The LPP-MC approach uses this metric to balance the power consumption of different processor cores and to improve the life-time of a chip. Moreover, to guarantee the timing reliability of MCSs, a fault-tolerance technique, called task re-execution, is utilized in this approach. We evaluate the proposed approach by a real avionics task set, and various synthetic task sets. The experimental results show that the proposed approach mitigates the aging rate and reduces peak power by up to 20.6% and 17.6%, respectively, compared to state-of-the-art.
引用
收藏
页码:199 / 215
页数:17
相关论文
共 55 条
[1]  
Al-bayati Z, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P57, DOI 10.1109/DFT.2016.7684070
[2]  
Al-Bayati Z, 2016, DES AUT TEST EUROPE, P97
[3]  
Al-bayati Z, 2015, ASIA S PACIF DES AUT, P630, DOI 10.1109/ASPDAC.2015.7059079
[4]   Work in Progress: Isochronous Execution Models for Mixed-Criticality Systems on Parallel Processors [J].
Alahmad, Bader ;
Gopalakrishnan, Sathish .
2017 IEEE REAL-TIME SYSTEMS SYMPOSIUM (RTSS), 2017, :354-356
[5]   A Dynamic Power-aware Scheduling of Mixed-Criticality Real-Time Systems [J].
Ali, Ijaz ;
Seo, Jun-ho ;
Kim, Kyong Hoon .
CIT/IUCC/DASC/PICOM 2015 IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY - UBIQUITOUS COMPUTING AND COMMUNICATIONS - DEPENDABLE, AUTONOMIC AND SECURE COMPUTING - PERVASIVE INTELLIGENCE AND COMPUTING, 2015, :438-445
[6]  
[Anonymous], 2020, International roadmap for devices and systems
[7]  
[Anonymous], 2013, DESKTOP 3 GENERATION
[8]   The preemptive uniprocessor scheduling of mixed-criticality implicit-deadline sporadic task systems [J].
Baruah, S. ;
Bonifaci, V. ;
D'Angelo, G. ;
Li, H. ;
Marchetti-Spaccamela, A. ;
van der Ster, S. ;
Stougie, L. .
PROCEEDINGS OF THE 24TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS (ECRTS 2012), 2012, :145-154
[9]   An Accurate Instruction-Level Energy Estimation Model and Tool for Embedded Systems [J].
Bazzaz, Mostafa ;
Salehi, Mohammad ;
Ejlali, Alireza .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2013, 62 (07) :1927-1934
[10]   A fault-tolerant time-triggered scheduling algorithm of mixed-criticality systems [J].
Behera, Lalatendu .
COMPUTING, 2022, 104 (03) :577-599