Integrated Optical Interconnect Systems (iOIS) for Silicon Photonics Applications in HPC

被引:10
作者
Hsia, Harry [1 ]
Tseng, C. W. [1 ]
Chang, C. C. [1 ]
Wu, C. Y. [1 ]
Tai, S. P. [1 ]
Lu, S. W. [1 ]
Wu, Jason [1 ]
Tung, C. H. [1 ]
Liu, C. S. [1 ]
Wu, Yutung [1 ]
Yee, K. C. [1 ]
Yu, Douglas C. H. [1 ]
机构
[1] TSMC, Hsinchu, Taiwan
来源
2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC | 2023年
关键词
Silicon Photonics; Co-Packaged Optics; Optical Engine; Optical Interconnect; Broad-Band Fiber Couplers; Heterogeneous Integration; 3D Integration; High Performance Computing;
D O I
10.1109/ECTC51909.2023.00108
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Integrated Optical Interconnection System (iOIS) is proposed for the first time for computing and communication systems by leveraging the 3DFabric platform. We propose the use of the second-generation COUPE (iOIS_COUPE2.0) as the optical engine with CoWoS-based composite interposer (iOIS_CI) as the integration platform for HPC, and networking applications. In COUPE2.0, a vertical broad-band coupler is integrated with the embedded microlens with a loss of 0.3 dB and alignment tolerance of +/- 10 mu m. While in CI, a highly integrated electrical and optical interconnection layer can provide an electrical interconnect with 37.2 electrical bandwidth density with 0.19 energy consumption between ASIC and OE (compared with the conventional MCM solution with the micro-bump-based OE). The integrated single mode optical routing layer can yield propagation loss of 0.21 dB/cm and a 90-degree bending loss of 0.009 dB/turn. The multi-layer waveguide system features a 0.015 dB transition loss between adjacent layers and a beachfront bandwidth density up to 44.9 Tbps/mm for 100 Gbps single channel data rate. A specially designed optical interface between COUPE2.0 and CI not only provides low coupling loss of 0.015 dB but also paves the way for future heterogeneous integration of various non-silicon optical functional blocks. The broad-band vertical coupler in COUPE2.0 and waveguide system in CI are seamlessly integrated to provide performance and flexibility in CPO optical system design. As 3DFabricTM-based CPO solution, iOIS can meet the diversified technology demands and yield a cost-effective manufacturable solution in alignment with foundry's 2.5D/3D roadmap.
引用
收藏
页码:612 / 616
页数:5
相关论文
共 6 条
[1]   Silicon Photonic 2.5D Multi-Chip Module Transceiver for High-Performance Data Centers [J].
Abrams, Nathan C. ;
Cheng, Qixiang ;
Glick, Madeleine ;
Jezzini, Moises ;
Morrissey, Padraic ;
O'Brien, Peter ;
Bergman, Keren .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 2020, 38 (13) :3346-3357
[2]   System on Integrated Chips (SoICTM) for 3D Heterogeneous Integration [J].
Chen, F. C. ;
Chen, M. F. ;
Chiou, W. C. ;
Yu, Doug C. H. .
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, :594-599
[3]   InFO_oS (Integrated Fan-Out on Substrate) Technology for Advanced Chiplet Integration [J].
Chiang, Y. P. ;
Tai, S. P. ;
Wu, W. C. ;
Yeh, John ;
Wang, C. T. ;
Yu, Douglas C. H. .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :130-135
[4]   Heterogeneous Integration of a Compact Universal Photonic Engine for Silicon Photonics Applications in HPC [J].
Hsia, H. ;
Tsai, C. H. ;
Ting, K. C. ;
Kuo, F. W. ;
Lin, C. C. ;
Wang, C. T. ;
Hou, S. Y. ;
Chiou, W. C. ;
Yu, Douglas C. H. .
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, :263-268
[5]   A 7-nm 4-GHz Arm1-Core-Based CoWoS1 Chiplet Design for High-Performance Computing [J].
Lin, Mu-Shan ;
Huang, Tze-Chiang ;
Tsai, Chien-Chun ;
Tam, King-Ho ;
Hsieh, Kenny Cheng-Hsiang ;
Chen, Ching-Fang ;
Huang, Wen-Hung ;
Hu, Chi-Wei ;
Chen, Yu-Chi ;
Goel, Sandeep Kumar ;
Fu, Chin-Ming ;
Rusu, Stefan ;
Li, Chao-Chieh ;
Yang, Sheng-Yao ;
Wong, Mei ;
Yang, Shu-Chun ;
Lee, Frank .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (04) :956-966
[6]  
Yu D. C. H., 2021 IEEE IEDM