Scalable integration of hybrid high-κ dielectric materials on two-dimensional semiconductors

被引:110
|
作者
Xu, Yongshan [1 ]
Liu, Teng [1 ]
Liu, Kailang [1 ]
Zhao, Yinghe [1 ]
Liu, Lei [2 ,3 ]
Li, Penghui [4 ]
Nie, Anmin [4 ]
Liu, Lixin [1 ]
Yu, Jun [1 ]
Feng, Xin [1 ]
Zhuge, Fuwei [1 ]
Li, Huiqiao [1 ]
Wang, Xinran [2 ,3 ]
Zhai, Tianyou [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Mat Sci & Engn, State Key Lab Mat Proc & Die & Mould Technol, Wuhan, Peoples R China
[2] Nanjing Univ, Sch Elect Sci & Engn, Natl Lab Solid State Microstruct, Nanjing, Peoples R China
[3] Nanjing Univ, Collaborat Innovat Ctr Adv Microstruct, Nanjing, Peoples R China
[4] Yanshan Univ, Ctr High Pressure Sci, State Key Lab Metastable Mat Sci & Technol, Qinhuangdao, Peoples R China
关键词
ATOMIC-LAYER-DEPOSITION; HIGH-K DIELECTRICS; MOLECULAR-DYNAMICS; MOS2; TRANSISTORS; GRAPHENE; AL2O3; FIELD; FILMS;
D O I
10.1038/s41563-023-01626-w
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Two-dimensional (2D) semiconductors are promising channel materials for next-generation field-effect transistors (FETs). However, it remains challenging to integrate ultrathin and uniform high-& kappa; dielectrics on 2D semiconductors to fabricate FETs with large gate capacitance. We report a versatile two-step approach to integrating high-quality dielectric film with sub-1 nm equivalent oxide thickness (EOT) on 2D semiconductors. Inorganic molecular crystal Sb2O3 is homogeneously deposited on 2D semiconductors as a buffer layer, which forms a high-quality oxide-to-semiconductor interface and offers a highly hydrophilic surface, enabling the integration of high-& kappa; dielectrics via atomic layer deposition. Using this approach, we can fabricate monolayer molybdenum disulfide-based FETs with the thinnest EOT (0.67 nm). The transistors exhibit an on/off ratio of over 10(6) using an ultra-low operating voltage of 0.4 V, achieving unprecedently high gating efficiency. Our results may pave the way for the application of 2D materials in low-power ultrascaling electronics. A van der Waals buffer layer of Sb2O3 enables the integration of high-& kappa; dielectric layer with sub-1 nm equivalent oxide thickness on two-dimensional semiconductors, resulting in high performance of two-dimensional field-effect transistors.
引用
收藏
页码:1078 / 1084
页数:10
相关论文
共 50 条
  • [21] Van der Waals integration of two-dimensional materials and bulk semiconductors for infrared photodetection technology
    Dong, Yi
    Zhao, Chaoyu
    Wang, Hailu
    Jiang, Yu
    Fang, Yueyue
    Wang, Jinjin
    Duan, Shikun
    Fu, Xiao
    Miao, Jinshui
    Hu, Weida
    MRS BULLETIN, 2023, 48 (09) : 914 - 922
  • [22] Scalable and Versatile Transfer of Sensitive Two-dimensional Materials
    Zhu, Lijing
    Yang, Teng
    Zhong, Yunlei
    Jin, Zhitong
    Zhang, Xingxing
    Hu, Cheng
    Wang, Ziqiang
    Wu, Zhenghan
    Zhang, Zhidong
    Shi, Zhiwen
    Kong, Jing
    Zhang, Xu
    Zhou, Lin
    NANO LETTERS, 2022, 22 (06) : 2342 - 2349
  • [23] Dielectric Modulation of Two-Dimensional Dipolar Materials
    Wang, Ziwei
    Luijten, Erik
    PHYSICAL REVIEW LETTERS, 2019, 123 (09)
  • [24] Van der Waals integration of two-dimensional materials and bulk semiconductors for infrared photodetection technology
    Yi Dong
    Chaoyu Zhao
    Hailu Wang
    Yu Jiang
    Yueyue Fang
    Jinjin Wang
    Shikun Duan
    Xiao Fu
    Jinshui Miao
    Weida Hu
    MRS Bulletin, 2023, 48 : 914 - 922
  • [25] Stacking monolayers at will: A scalable device optimization strategy for two-dimensional semiconductors
    Guo, Xiaojiao
    Chen, Honglei
    Bian, Jihong
    Liao, Fuyou
    Ma, Jingyi
    Zhang, Simeng
    Zhang, Xinzhi
    Zhu, Junqiang
    Luo, Chen
    Zhang, Zijian
    Zong, Lingyi
    Xia, Yin
    Sheng, Chuming
    Xu, Zihan
    Gou, Saifei
    Wang, Xinyu
    Gong, Peng
    Liu, Liwei
    Jiang, Xixi
    An, Zhenghua
    Cong, Chunxiao
    Qiu, Zhijun
    Wu, Xing
    Zhou, Peng
    Chen, Xinyu
    Tong, Ling
    Bao, Wenzhong
    NANO RESEARCH, 2022, 15 (07) : 6620 - 6627
  • [26] Stacking monolayers at will: A scalable device optimization strategy for two-dimensional semiconductors
    Xiaojiao Guo
    Honglei Chen
    Jihong Bian
    Fuyou Liao
    Jingyi Ma
    Simeng Zhang
    Xinzhi Zhang
    Junqiang Zhu
    Chen Luo
    Zijian Zhang
    Lingyi Zong
    Yin Xia
    Chuming Sheng
    Zihan Xu
    Saifei Gou
    Xinyu Wang
    Peng Gong
    Liwei Liu
    Xixi Jiang
    Zhenghua An
    Chunxiao Cong
    Zhijun Qiu
    Xing Wu
    Peng Zhou
    Xinyu Chen
    Ling Tong
    Wenzhong Bao
    Nano Research, 2022, 15 : 6620 - 6627
  • [27] Scalable Growth of Two Dimensional Materials - a Prerequisite for Process Integration
    Kataria, S.
    Wagner, S.
    Lemme, M. C.
    SEMICONDUCTOR PROCESS INTEGRATION 10, 2017, 80 (04): : 259 - 270
  • [28] Two-Dimensional Semiconductors: From Device Processing to Circuit Integration
    Sheng, Chuming
    Dong, Xiangqi
    Zhu, Yuxuan
    Wang, Xinyu
    Chen, Xinyu
    Xia, Yin
    Xu, Zihan
    Zhou, Peng
    Wan, Jing
    Bao, Wenzhong
    ADVANCED FUNCTIONAL MATERIALS, 2023, 33 (50)
  • [29] A scalable integration process for ultrafast two-dimensional flash memory
    Jiang, Yongbo
    Liu, Chunsen
    Cao, Zhenyuan
    Li, Chuhang
    Liu, Zizheng
    Wang, Chong
    Xiang, Yutong
    Zhou, Peng
    NATURE ELECTRONICS, 2024, 7 (10): : 868 - 875
  • [30] Two-Dimensional Organic-Inorganic Hybrid Materials with Dielectric Switching and Photoluminescence Properties
    Jia, Qiang-Qiang
    Tong, Liang
    Lun, Meng-Meng
    Fu, Da-Wei
    Zhang, Tie
    Lu, Hai-Feng
    CRYSTAL GROWTH & DESIGN, 2022, 22 (05) : 2799 - 2805