A 25-Gb/s dual-loop adaptive continuous-time linear equalizer based on power comparison for the optical transmitter

被引：0

作者：

Hong, Xin ^{[1
]}

Dai, Haiyan ^{[1
]}

Ding, Haofan ^{[1
]}

Wu, Junyuan ^{[2
]}

Chen, Deyan ^{[3
]}

Li, Jinghu ^{[3
,4
]}

Luo, Zhicong ^{[1
,5
]}

机构：

[1] Fujian Agr & Forestry Univ, Coll Mech & Elect Engn, Fuzhou 350002, Peoples R China

[2] Zhejiang Univ, Chu Kochen Honors Coll, Hangzhou 310058, Peoples R China

[3] Fujian Agr & Forestry Univ, Coll Comp & Informat Sci, Fuzhou 350002, Peoples R China

[4] Xiamen Eochip Semicond Co Ltd, Xiamen 361009, Peoples R China

[5] Fujian Key Lab Agr Informat Sensing Technol, Fuzhou 350002, Peoples R China

来源：

MICROELECTRONICS JOURNAL | 2023年 / 139卷

关键词：

Adaptive equalization; Continuous-time linear equalizer; Digital control; Dual-loop; Power comparison; Optical transmitter; RECEIVER;

D O I：

10.1016/j.mejo.2023.105900

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A new dual-loop adaptive continuous-time linear equalizer (CTLE) based on power comparison is proposed to realize a 25-Gb/s optical transmitter. The adaptive CTLE controls the high-frequency gain peaking of the loop regulation path to match the configuration of the boost factor for improved adaptive capacity and power comparison accuracy. A digital control method is used to operate two power comparison loops with different running cycles for increased power comparison accuracy and reduced power consumption of the adaptive control process. Measurements of an adaptive CTLE fabricated by the 0.18 & mu;m SiGe BiCMOS process showed that it was able to compensate for the coaxial cables with an attenuation of at least -11.4 dB @12.5 GHz. The adaptive CTLE only consumed 22.8 mW from a 1.8-V power supply, resulting in energy efficiency at 0.91 pJ/b.

引用

页数：9

共 22 条

[1]

Allen P.E., 2012, CMOS Analog Circuit Design

[2]

[Anonymous], 2020, MICROELECTRON J, V100

[3] A 5-Gb/s Adaptive Continuous Time Linear Equalizer Using Ferroelectric Capacitor [J].

Borah, Dubari ;

Gupta, Aarushi ;

Kalkur, Thottam S. ;

Miller, Ken .

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (04) :647-654

[4]

Chen KR, 2012, IEEE INT SYMP CIRC S, P1947, DOI 10.1109/ISCAS.2012.6271656

[5] A 0.18-μm CMOS 3.5-Gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method [J].

Choi, JS ;

Hwang, MS ;

Jeong, DK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) :419-425

[6] A 0.99-pJ/b 15-Gb/s Counter-Based Adaptive Equalizer Using Single Comparator in 28-nm CMOS [J].

Choi, Yoonjae ;

Lee, Yeonho ;

Park, Hyunsu ;

Choi, Jonghyuck ;

Sim, Jincheol ;

Kwon, Youngwook ;

Kim, Chulwoo .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 68 (10) :3189-3193

[7]

Gasca C.G., 2015, CMOS CONTINUOUS TIME

[8] Equalization and clock and data recovery techniques for 10-gb/s CMOS serial-link receivers [J].

Gondi, Srikanth ;

Razavi, Behzad .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (09) :1999-2011

[9] Innovative 28 Gb/s quarter rate receiver with data-rate-tolerant adaptive continuous-time linear equalizer [J].

Han, Weijia ;

Wang, Yongsheng ;

Wang, Jinxiang .

MICROELECTRONICS JOURNAL, 2021, 108

[10] Mitigating ISI through self-calibrating continuous-time equalization [J].

Hollis, Timothy M. ;

Comer, David J. ;

Comer, Donald T. .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (10) :2234-2245

← 1 2 3 →