Double-gate structure enabling remote Coulomb scattering-free transport in atomic-layer-deposited IGO thin-film transistors with HfO2 gate dielectric through insertion of SiO2 interlayer

被引:7
作者
Choi, Cheol Hee [1 ]
Kim, Taikyu [2 ]
Kim, Min Jae [1 ]
Kim, Gwang-Bok [1 ]
Oh, Jeong Eun [1 ]
Jeong, Jae Kyeong [1 ]
机构
[1] Hanyang Univ, Dept Elect Engn, Seoul 04763, South Korea
[2] Korea Inst Sci & Technol, Elect Mat Res Ctr, Seoul 02792, South Korea
基金
新加坡国家研究基金会;
关键词
LOW-VOLTAGE; INGAZNO TRANSISTORS; OXIDE; MOBILITY; PERFORMANCE; CHANNEL; TEMPERATURE; INTERFACE; INSULATOR; HAFNIUM;
D O I
10.1038/s41598-024-58330-1
中图分类号
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号
07 ; 0710 ; 09 ;
摘要
In this paper, high-performance indium gallium oxide (IGO) thin-film transistor (TFT) with a double-gate (DG) structure was developed using an atomic layer deposition route. The device consisting of 10-nm-thick IGO channel and 2/48-nm-thick SiO2/HfO2 dielectric was designed to be suitable for a display backplane in augmented and virtual reality applications. The fabricated DG TFTs exhibit outstanding device performances with field-effect mobility (mu(FE)) of 65.1 +/- 2.3 cm(2)V(-1) s(-1), subthreshold swing of 65 +/- 1 mVdec(-1), and threshold voltage (V-TH) of 0.42 +/- 0.05 V. Both the (mu(FE)) and SS are considerably improved by more than two-fold in the DG IGO TFTs compared to single-gate (SG) IGO TFTs. Important finding was that the DG mode of IGO TFTs exhibits the nearly temperature independent mu(FE) variations in contrast to the SG mode which suffers from the severe remote Coulomb scattering. The rationale for this disparity is discussed in detail based on the potential distribution along the vertical direction using technology computer-aided design simulation. Furthermore, the DG IGO TFTs exhibit a greatly improved reliability with negligible V-TH shift of - 0.22 V under a harsh negative bias thermal and illumination stress condition with an electric field of - 2 MVcm(-1) and blue light illumination at 80 degrees C for 3600 s. It could be attributed to the increased electrostatic potential that results in fast re-trapping of the electrons generated by the light-induced ionization of deep level oxygen vacancy defects.
引用
收藏
页数:11
相关论文
共 49 条
[1]  
[Anonymous], 2022, More Moore-International Roadmap for Devices and Systems (IRDS)
[2]   Solution processed hafnium oxide as a gate insulator for low-voltage oxide thin-film transistors [J].
Avis, Christophe ;
Kim, Youn Goo ;
Jang, Jin .
JOURNAL OF MATERIALS CHEMISTRY, 2012, 22 (34) :17415-17420
[3]   Low Frequency Noise of Channel-All-Around (CAA) InGaZnO Field Effect Transistors [J].
Bai, Ziheng ;
Gong, Tiancheng ;
Duan, Xinlv ;
Wang, Jiawei ;
Xiao, Kui ;
Geng, Di ;
Li, Ling .
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (12) :2117-2120
[4]   Low Thermal Budget (<250 °C) Dual-Gate Amorphous Indium Tungsten Oxide (IWO) Thin-Film Transistor for Monolithic 3-D Integration [J].
Chakraborty, Wriddhi ;
Ye, Huacheng ;
Grisafe, Benjamin ;
Lightcap, Ian ;
Datta, Suman .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (12) :5336-5342
[5]   Enhanced Current Drive of Double-Gate α-IGZO Thin-Film Transistors [J].
Chen, Tsang-Long ;
Huang, Kuan-Chang ;
Lin, Hsuan-Yi ;
Chou, C. H. ;
Lin, H. H. ;
Liu, C. W. .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (03) :417-419
[6]   High-Performance Indium-Based Oxide Transistors with Multiple Channels Through Nanolaminate Structure Fabricated by Plasma-Enhanced Atomic Layer Deposition [J].
Cho, Min Hoe ;
Choi, Cheol Hee ;
Kim, Min Jae ;
Hur, Jae Seok ;
Kim, Taikyu ;
Jeong, Jae Kyeong .
ACS APPLIED MATERIALS & INTERFACES, 2023, 15 (15) :19137-19151
[7]   Comparative Study of Atomic Layer Deposited Indium-Based Oxide Transistors with a Fermi Energy Level-Engineered Heterojunction Structure Channel through a Cation Combinatorial Approach [J].
Cho, Min Hoe ;
Choi, Cheol Hee ;
Jeong, Jae Kyeong .
ACS APPLIED MATERIALS & INTERFACES, 2022, 14 (16) :18646-18661
[8]   Achieving a Low-Voltage, High-Mobility IGZO Transistor through an ALD-Derived Bilayer Channel and a Hafnia-Based Gate Dielectric Stack [J].
Cho, Min Hoe ;
Choi, Cheol Hee ;
Seul, Hyeon Joo ;
Cho, Hyun Cheol ;
Jeong, Jae Kyeong .
ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (14) :16628-16640
[9]   Comparative Study on Performance of IGZO Transistors With Sputtered and Atomic Layer Deposited Channel Layer [J].
Cho, Min Hoe ;
Seol, Hyunju ;
Song, Aeran ;
Choi, Seonjun ;
Song, Yunheub ;
Yun, Pil Sang ;
Chung, Kwun-Bum ;
Bae, Jong Uk ;
Park, Kwon-Shik ;
Jeong, Jae Kyeong .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) :1783-1788
[10]   High-Performance Indium Gallium Tin Oxide Transistors with an Al2O3 Gate Insulator Deposited by Atomic Layer Deposition at a Low Temperature of 150 °C: Roles of Hydrogen and Excess Oxygen in the Al2O3 Dielectric Film [J].
Choi, Cheol Hee ;
Kim, Taikyu ;
Ueda, Shigenori ;
Shiah, Yu-Shien ;
Hosono, Hideo ;
Kim, Junghwan ;
Jeong, Jae Kyeong .
ACS APPLIED MATERIALS & INTERFACES, 2021, 13 (24) :28451-28461