Adaptive Granularity Progressive LDPC Decoding for NAND Flash Memory

被引:3
作者
Bao, Binhao [1 ,2 ]
Li, Qianhui [3 ]
Guan, Wu [4 ]
Wang, Qi [3 ]
Liang, Liping [4 ]
Qiu, Xin [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Commun & Informat Engn Ctr, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Sch Integrated Circuits, Beijing 100049, Peoples R China
[3] Chinese Acad Sci, Inst Microelect, New Technol Dev Dept, Memory Lab, Beijing 100029, Peoples R China
[4] Beijing Univ Posts & Telecommun, Sch Integrated Circuits, Beijing 100876, Peoples R China
基金
中国国家自然科学基金;
关键词
Decoding; Codes; Flash memories; Iterative decoding; Threshold voltage; Integrated circuit modeling; Adaptation models; Globally coupled-low-density parity check (GC-LDPC) code; NAND flash memory; progressive decoding; read latency; read-retry;
D O I
10.1109/TCAD.2023.3332829
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Progressive low-density parity check (LDPC) code decoding has been widely used to correct increasing raw bit errors in NAND Flash memory. Once the decoding of a single logical page fails, the read-retry operation will reprocess at an increased read level with more accurate initial log-likelihood ratio (LLR) messages. However, the traditional progressive LDPC decodings with inappropriate read-level-increase granularities of read-retry operations introduce unnecessary flash read latency. By taking advantage of globally coupled LDPC (GC-LDPC) codes, an improved adaptive granularity progressive LDPC decoding (IAGPD) is proposed. This method can estimate the number of uncorrectable bit errors before each read-retry operation by detecting the unsatisfied local parity checks and general syndrome in the decoding failure. Then, it adaptively selects the optimal read-level-increase granularities for read-retry operations in the progressive LDPC decoding. Compared with the existing decoding methods, only by an extra 0.098% of the decoder area and two clock cycles, our method can reduce the flash read latency by up to 43%. And the solid-state drive (SSD) read response time on MQsim can be reduced by up to 32%.
引用
收藏
页码:1312 / 1316
页数:5
相关论文
共 12 条
[1]  
Du Y., 2019, PROC ACMIEEE AUTOM C, P1
[2]   Towards LDPC Read Performance of 3D Flash Memories with Layer-induced Error Characteristics [J].
Du, Yajuan ;
Huang, Siyi ;
Zhou, Yao ;
Li, Qiao .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (03)
[3]   Exploiting Asymmetric Errors for LDPC Decoding Optimization on 3D NAND Flash Memory [J].
Li, Qiao ;
Shi, Liang ;
Cui, Yufei ;
Xue, Chun Jason .
IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (04) :475-488
[4]  
Li S., 2016, PROC INF THEORY APPL, P1
[5]   A (21150,19050) GC-LDPC Decoder for NAND Flash Applications [J].
Liao, Yen-Chin ;
Lin, Chien ;
Chang, Hsie-Chia ;
Lin, Shu .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (03) :1219-1230
[6]   Deep Learning-Aided Dynamic Read Thresholds Design for Multi-Level-Cell Flash Memories [J].
Mei, Zhen ;
Cai, Kui ;
He, Xuan .
IEEE TRANSACTIONS ON COMMUNICATIONS, 2020, 68 (05) :2850-2862
[7]  
Tavakkol A, 2018, PROCEEDINGS OF THE 16TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, P49
[8]   Enhanced Precision Through Multiple Reads for LDPC Decoding in Flash Memories [J].
Wang, Jiadong ;
Vakilinia, Kasra ;
Chen, Tsung-Yi ;
Courtade, Thomas ;
Dong, Guiqiang ;
Zhang, Tong ;
Shankar, Hari ;
Wesel, Richard .
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2014, 32 (05) :880-891
[9]  
Wei K., 2018, PROC IEEE INFTHEORY, P1
[10]   Using Error Modes Aware LDPC to Improve Decoding Performance of 3-D TLC NAND Flash [J].
Wu, Fei ;
Zhang, Meng ;
Du, Yajuan ;
Liu, Weihua ;
Lu, Zuo ;
Wan, Jiguang ;
Tan, Zhihu ;
Xie, Changsheng .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (04) :909-921