Reliability Analysis of Approximate Multipliers with Recovery Schemes

被引:0
作者
Kozuma, Tamaki [1 ]
Wang, Qilin [1 ]
Ichihara, Hideyuki [1 ]
Inoue, Tomoo [1 ]
机构
[1] Hiroshima City Univ, Grad Sch Informat Sci, Hiroshima, Japan
来源
2023 IEEE 32ND ASIAN TEST SYMPOSIUM, ATS | 2023年
关键词
Approximate multiplier; recovery bit; error tolerant application; reliability model; and acceptable fault;
D O I
10.1109/ATS59501.2023.10318010
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Error tolerant applications such as video processing and machine learning can tolerate some kinds of errors in computation. For error tolerant applications, approximate computing, which aims to reduce computational cost and power consumption by omitting a part of computation within the error tolerance, has been attracting attention in recent years. As a kind of approximate computing with logic circuits for error tolerant applications, various approximate multipliers, which can produce approximate products with small hardware cost, have been proposed. Because such approximate multipliers are employed for error tolerant application requiring high reliability, e.g., autonomous systems, the reliability of the multipliers is one of important issues. In this paper, we focus on three types of approximate multipliers with recovery schemes and discuss the reliability of the approximate multipliers. According to fault acceptability, first, we propose a reliability model of approximate multipliers used for error tolerant applications. With this model, we analyze the relationship between the error recovery ability of the approximate multipliers and their reliability, and then discuss the design of approximate multipliers that can maximize their reliability. Experimental results clarify the optimal designs in terms of the reliability under several situations with different fault occurrence probabilities and error tolerance levels.
引用
收藏
页码:37 / 42
页数:6
相关论文
共 10 条
[1]   Approximate Logic Synthesis of Very Large Boolean Networks [J].
Echavarria, Jorge ;
Wildermann, Stefan ;
Teich, Juergen .
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, :1552-1557
[2]   Design Space Exploration of Multi-output Logic Function Approximations [J].
Echavarria, Jorge ;
Wildermann, Stefan ;
Teich, Juergen .
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
[3]  
Gotoh T., 2016, SIG Technical Reports, P1
[4]  
Ichihara H., 2021, IEICE Trans. Inf. and Syst., V104-D, P586
[5]  
Ichihara H., 2021, IEEE P ATS
[6]  
Ichihara H, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P94, DOI 10.1109/ICCD.2015.7357089
[7]  
Liu C, 2014, DES AUT TEST EUROPE
[8]  
SRI International, 2014, The Yices SMT Solver
[9]  
Traiola M., 2021, P ICCAD, P1
[10]   Logic Synthesis of Approximate Circuits [J].
Venkataramani, Swagath ;
Kozhikkottu, Vivek J. ;
Sabne, Amit ;
Roy, Kaushik ;
Raghunathan, Anand .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) :2503-2515