共 10 条
[1]
Approximate Logic Synthesis of Very Large Boolean Networks
[J].
PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021),
2021,
:1552-1557
[2]
Design Space Exploration of Multi-output Logic Function Approximations
[J].
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS,
2018,
[3]
Gotoh T., 2016, SIG Technical Reports, P1
[4]
Ichihara H., 2021, IEICE Trans. Inf. and Syst., V104-D, P586
[5]
Ichihara H., 2021, IEEE P ATS
[6]
Ichihara H, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P94, DOI 10.1109/ICCD.2015.7357089
[7]
Liu C, 2014, DES AUT TEST EUROPE
[8]
SRI International, 2014, The Yices SMT Solver
[9]
Traiola M., 2021, P ICCAD, P1