共 50 条
[21]
Compiler-Directed Application Mapping for NoC Based Chip Multiprocessors
[J].
LCTES'07: PROCEEDINGS OF THE 2007 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS,
2007,
:155-157
[24]
Architecture and design of high-throughput, low-latency, and fault-tolerant routing algorithm for 3D-network-on-chip (3D-NoC)
[J].
The Journal of Supercomputing,
2013, 66
:1507-1532
[27]
A Petri-net-based communication-aware modeling for performance evaluation of NOC application mapping
[J].
The Journal of Supercomputing,
2020, 76
:9246-9269
[29]
An Application-Aware Heterogeneous Prioritization Framework for NoC based Chip Multiprocessors
[J].
PROCEEDINGS OF THE FIFTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2014),
2015,
:76-83
[30]
Research on NoC Power Consumption Mapping Based on GPU Accelerating Ant Colony Algorithm
[J].
INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4,
2013, 263-266
:2230-2233