A high-efficiency aging test with new data processing method for semiconductor device

被引:9
作者
Yang, Xinhuan [1 ]
Sang, Qianqian [1 ]
Zhang, Jianyu [2 ]
Wang, Chuanzheng [3 ]
Yu, Mingyan [3 ]
Zhao, Yuanfu [3 ]
机构
[1] Hangzhou Dianzi Univ, Sch Elect Informat, Hangzhou 310000, Peoples R China
[2] Beijing Microelect Technol Inst, Beijing 100076, Peoples R China
[3] Hangzhou Dianzi Univ, Fac Elect Informat, Hangzhou 310000, Peoples R China
关键词
Aging test; Data process method; Lifetime evaluation; Reliability modeling; DEGRADATION; NBTI; HCI; RELIABILITY; SIMULATION; RECOVERY; CIRCUITS; LIFETIME; MOSFETS; ANALOG;
D O I
10.1016/j.microrel.2023.114940
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The aging test of semiconductor devices plays a crucial role in modeling the degradation mechanisms. Conventionally, the voltage stress used to accelerate aging is determined by testing the substrate current. However, the substrate current is easy to be affected by various noises, which will degrade the test accuracy. Besides, the conventional approach cannot provide a large quantity of test data due to enormous consuming of time and device samples. To this point, here in this paper we propose a high-efficiency aging test method, which determines the voltage stress according to the median degradation of device electrical indicators instead of the substrate current, making the test time effectively reduced while with more precision. Simultaneously, a data weighting approach is presented in this paper, which improves the accuracy of the test data. The key model parameters are extracted by fitting the processed data. Finally, the simulation results of the aging model are compared with the results of the conventional test method. The contrast shows that the method proposed in this paper is accurate and practicable, meanwhile reduces the cost of aging test, which brings great convenience to reliability modeling.
引用
收藏
页数:7
相关论文
共 25 条
[1]   Analysis of NBTI Degradation in nMOS-Capacitors and nMOSFETs [J].
Benabdelmoumene, Abdelmadjid ;
Djezzar, Boualem ;
Chenouf, Amel ;
Zatout, Boumediene ;
Kechouane, Mohamed .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2018, 18 (04) :583-591
[2]   Dimension Dependence of Unusual HCI-Induced Degradation on N-channel High-Voltage DEMOSFET [J].
Chou, Hsueh-Liang ;
Huang, Chih-Fang ;
Gong, Jeng .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (05) :1723-1729
[3]   Modeling of DC-AC NBTI Stress-Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs [J].
Choudhury, Nilotpal ;
Parihar, Narendra ;
Goel, Nilesh ;
Thirunavukkarasu, A. ;
Mahapatra, Souvik .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 :1281-1288
[4]   Analysis for the Physical Mechanism of the Abnormal Increase of Idsat in NMOS under HCI [J].
Chu, Wei-Cheng ;
Tsai, Bo-An ;
Chen, Cheng-Te ;
Chang, Chi-Li ;
Lin, Wei-Fong .
2021 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2021,
[5]   Lifetime Model for Advanced N-Channel Transistor Hot-Carrier-Injection Degradation [J].
Dai, Mingzhi .
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) :525-527
[6]   Simulation-based designs for accelerated life tests [J].
Erkanli, A ;
Soyer, R .
JOURNAL OF STATISTICAL PLANNING AND INFERENCE, 2000, 90 (02) :335-348
[7]   An Analytical Model for Hot Carrier Induced Long-Term Degradation in Power Amplifiers [J].
Eslahi, Hossein ;
Albahrani, Sayed Ali ;
Mahajan, Dhawal ;
Khandelwal, Sourabh .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (10) :2000-2005
[8]   Design methodology considering evolution of statistical corners under long term degradation [J].
Eslahi, Hossein ;
Mahajan, Dhawal ;
Albahrani, Sayed Ali ;
Khandelwal, Sourabh .
MICROELECTRONICS JOURNAL, 2019, 91 :36-41
[9]   NBTI Degradation and Recovery in Analog Circuits: Accurate and Efficient Circuit-Level Modeling [J].
Giering, K. -U. ;
Puschkarsky, K. ;
Reisinger, H. ;
Rzepa, G. ;
Rott, G. ;
Vollertsen, R. ;
Grasser, T. ;
Jancke, R. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (04) :1662-1668
[10]   Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence [J].
Guan, Zhong ;
Marek-Sadowska, Malgorzata .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) :2195-2207