Current-Steering DAC Calibration Using Q-Learning

被引:2
作者
Li, Yaoyu [1 ]
Guo, Yanshu [1 ,2 ]
Jia, Wen [2 ]
Li, Fule [1 ]
Wang, Zhihua [2 ]
Jiang, Hanjun [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing 10084, Peoples R China
[2] Tsinghua Univ, Res Inst, Shenzhen, Guangdong, Peoples R China
来源
2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS | 2023年
关键词
Q-learning; calibration; current-steering DAC; spurious-free dynamic range; SFDR; BANDWIDTH;
D O I
10.1109/ISCAS46773.2023.10181806
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A Q-learning based current-steering digital to analog converter (DAC) calibration method is proposed in this paper for spurious-free dynamic range (SFDR) improvement. A look-up table (LUT) to control the switching sequence of the DAC elements is achieved by Q-learning for an optimal SFDR. Compared with the fixed element transition strategy proposed by manual derivation, the LUT can be updated by off-line training to deal with diverse and complex non-ideal factors limiting the SFDR of DAC. In this paper, a 2.0-GS/s 12-bit segmented current-steering DAC in 28nm process is simulated and the equivalent model is extracted to verify the effectiveness of the method. Simulation results show that, the SFDR over entire Nyquist bandwidth is larger than 70 dB with about 8 dB improvement using the proposed Q-learning method.
引用
收藏
页数:5
相关论文
共 9 条
  • [1] Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays
    Cong, YH
    Geiger, RL
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (07): : 585 - 595
  • [2] Design and Analysis of a 12-b Current-Steering DAC in a 14-nm FinFET Technology for 2G/3G/4G Cellular Applications
    Kim, Jaekwon
    Jang, Woojin
    Lee, Yanghoon
    Kim, Wan
    Oh, Seunghyun
    Lee, Jongwoo
    Choi, Jaehyuk
    Chun, Jung-Hoon
    Byunghak, Thomas
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (10) : 3723 - 3732
  • [3] A 600-MS/s DAC With Over 87-dB SFDR and 77-dB Peak SNDR Enabled by Adaptive Cancellation of Static and Dynamic Mismatch Error
    Kong, Derui
    Rivas-Rivera, Kevin
    Galton, Ian
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2019, 54 (08) : 2219 - 2229
  • [4] Demystifying and Mitigating Code-Dependent Switching Distortions in Current-Steering DACs
    Lai, Longqiang
    Li, Xueqing
    Fu, Yushen
    Liu, Yongpan
    Yang, Huazhong
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (01) : 68 - 81
  • [5] Redundancy-bandwidth scalable techniques for signal-independent element transition rates in high-speed current-steering DACs
    Lai, Longqiang
    Li, Xueqing
    Yang, Huazhong
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2018, 46 (05) : 1006 - 1027
  • [6] A 12-bit 40 nm DAC Achieving SFDR > 70 dB at 1.6 GS/s and IMD <-61dB at 2.8 GS/s With DEMDRZ Technique
    Lin, Wei-Te
    Huang, Hung-Yi
    Kuo, Tai-Haur
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 708 - 717
  • [7] Liu JN, 2015, IEEE INT SYMP CIRC S, P1026, DOI 10.1109/ISCAS.2015.7168811
  • [8] A 10-Bit 1.6-GS/s 27-mW Current-Steering D/A Converter With 550-MHz 54-dB SFDR Bandwidth in 130-nm CMOS
    Palmers, Pieter
    Steyaert, Michiel S. J.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (11) : 2870 - 2879
  • [9] An ISI Scrambling Technique for Dynamic Element Matching Current-Steering DACs
    Remple, Jason
    Panigada, Andrea
    Galton, Ian
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (02) : 465 - 479